Patent application number | Description | Published |
20090040831 | METHOD OF PROGRAMMING IN A FLASH MEMORY DEVICE - A method of programming in a flash memory device is disclosed. The method includes programming a first memory cell coupled to an even bit line by applying a first program voltage to a word line, verifying whether or not the first memory cell is programmed through a first verifying voltage, and programming the first memory cell using a program voltage increased in sequence by a step voltage than the first program voltage in case that the first memory cell is not programmed programming a second memory cell coupled to an odd bit line by applying the first program voltage to the word line, and verifying whether or not the second memory cell is programmed through a second verifying voltage higher than the first verifying voltage, and programming the second memory cell using a program voltage increased in sequence by the step voltage than the first program voltage in case that the second memory cell is not programmed. | 02-12-2009 |
20090161444 | PAGE BUFFER AND PROGRAMMING METHOD OF A NON-VOLATILE MEMORY DEVICE - A page buffer includes a first ground voltage supply unit for applying a ground voltage to first and second registers according to a level of a sense node, and a second ground voltage supply unit for applying the ground voltage to the first and second registers irrespective of a level of the sense node. A method of programming a non-volatile memory device includes storing a high-level data in a first node of a first register of a plurality of page buffers, precharging a sense node with a high level, resetting the data stored in the first node of the first register according to a voltage level of the sense node, precharging the sense node with a high level, storing external data in the first node according to a voltage level of the sense node, and performing a program operation according to the data stored in the first node. | 06-25-2009 |
20090279364 | METHOD OF PROGRAMMING IN A FLASH MEMORY DEVICE - A method of programming a flash memory device includes programming a first memory cell coupled to an even bit line by applying a first program voltage to a word line, and verifying whether the first memory cell is programmed through a first verifying voltage. The first program voltage that is repeatedly increased by a step voltage when the first memory cell is not programmed. A second memory cell coupled to an odd bit line is programmed by applying the first program voltage to the word line. Whether the second memory cell is programmed is verified using a second verifying voltage that is higher than the first verifying voltage. The second memory cell is programmed using a program voltage that is repeatedly increased by the step voltage when the second memory cell is not programmed. | 11-12-2009 |
20090290428 | READ/VERIFICATION REFERENCE VOLTAGE SUPPLY UNIT OF NONVOLATILE MEMORY DEVICE - A verification reference voltage supply unit includes a reference voltage supply unit, a temperature-dependent voltage supply unit, and an amplification unit. The reference voltage supply unit is configured to supply a first reference voltage and a second reference voltage, each of which is configured to maintain a constant value irrespective of a temperature variation. The temperature-dependent voltage supply unit is configured to receive the first reference voltage and generate a temperature-dependent voltage having a voltage level that increases in proportion to a temperature increase. The amplification unit is configured to amplify the temperature-dependent voltage and the second reference voltage and generate a verification reference voltage. | 11-26-2009 |
20090296484 | Apparatus for Generating A Voltage and Non-Volatile Memory Device Having the Same - An apparatus for generating a voltage includes a first voltage outputting circuit configured to receive an input voltage and adjust and output a first voltage in accordance with a temperature, a buffer circuit configured to receive the first voltage and output the received first voltage as a second voltage at an output node of the buffer circuit, and a second voltage outputting circuit configured to receive the second voltage at an input terminal and output a third voltage by dividing a driving voltage in accordance with a resistance ratio, wherein the second voltage outputting circuit includes a sub-voltage outputting circuit and a controlling circuit configured to adjust a voltage level of the third voltage through a feedback of the third voltage to the input terminal. | 12-03-2009 |
20100182840 | Nonvolatile Memory Device and Program or Verification Method Using the Same - A nonvolatile memory device includes a bit line sensing signal supply unit configured to output a bit line sensing signal, having a rising voltage level that rises in discrete steps, in response to a control signal, and a bit line sensing unit configured to selectively connect a bit line and a sensing node in response to the bit line sensing signal. | 07-22-2010 |
20100194477 | OP-AMP CIRCUIT - An OP-amp circuit includes a first circuit unit configured to generate an operating voltage in response to an enable signal, a second circuit unit configured to amplify a difference between respective voltages received through an inverting terminal and a non-inverting terminal in response to the operating voltage and to output a result of the amplification as a first drive voltage, a third circuit unit configured to output a second drive voltage according to a voltage level of the first drive voltage inputted thereto, and a fourth circuit unit configured to divide an input voltage inputted thereto into a divided voltage according to two resistances having respective resistive values varying according to the first and second drive voltages and to output the divided voltage through an output terminal. | 08-05-2010 |
20100284226 | VOLTAGE GENERATION CIRCUIT AND NONVOLATILE MEMORY DEVICE INCLUDING THE SAME - A voltage generation circuit for providing a read or verification voltage of a nonvolatile memory device includes a first voltage generation unit configured to output a first voltage using a first reference voltage, a bouncing compensation unit configured to change the first voltage using a first control signal, the first voltage, and a voltage of a global source line when a read or verification operation is performed on the nonvolatile memory device, and to output a changed first voltage as a second voltage, a second reference voltage generation unit configured to generate a second reference voltage, and an amplification unit configured to amplify a difference between the second voltage and the second reference voltage according to a set resistance ratio and to output a result of the amplification as a third voltage. | 11-11-2010 |
20120014182 | APPARATUS FOR GENERATING A VOLTAGE AND NON-VOLATILE MEMORY DEVICE HAVING THE SAME - An apparatus for generating a voltage includes a first voltage outputting circuit configured to receive an input voltage and adjust and output a first voltage in accordance with a temperature, a buffer circuit configured to receive the first voltage and output the received first voltage as a second voltage at an output node of the buffer circuit, and a second voltage outputting circuit configured to receive the second voltage at an input terminal and output a third voltage by dividing a driving voltage in accordance with a resistance ratio, wherein the second voltage outputting circuit includes a sub-voltage outputting circuit and a controlling circuit configured to adjust a voltage level of the third voltage through a feedback of the third voltage to the input terminal. | 01-19-2012 |
20120169407 | VOLTAGE GENERATOR AND NONVOLATILE MEMORY DEVICE INCLUDING THE SAME - A voltage generator includes a high voltage generator configured to include a plurality of pump circuits for generating various levels of a high voltage in response to clock signals, wherein the plurality of pump circuits are configured to receive enable signals corresponding to a level of voltage to be generated, where the enable signals are generated in response to internal operation signals. And a clock transfer circuit configured to generate a clock enable signal by comparing the high voltage and a reference voltage and to selectively provide the clock signals to each of the pump circuits in response to the clock enable signal and each of the enable signals. | 07-05-2012 |