Verma
Verma Anuj, Mumbai IN
Patent application number | Description | Published |
---|---|---|
20100318387 | SYSTEMS AND METHODS FOR THE ELECTRONIC DISTRIBUTION OF TRIP RELATED INFORMATION - Methods for distributing trip related information on board passenger carrier are presented. In some embodiments, a method for distributing passenger trip related information includes storing and updating passenger information, seat information, vehicle timing information, and/or any other travel information in a Departure Control System. Changes to the stored information may be forwarded to a Passenger Information Delivery and Display System Server through a communication network. In some embodiments, a Passenger Information Delivery and Displayer client system may utilize a computer-implemented method for collecting, retrieving, and displaying the information stored the Departure Control System. | 12-16-2010 |
Verma Chandra Shekhar, Singapore SG
Patent application number | Description | Published |
---|---|---|
20150231199 | PEPTIDES AND THEIR USES - Disclosed are antimicrobial peptides. Also disclosed are methods of treating bacterial infection and fungal infection and a method of removing biofilm. Also disclosed is the use of these peptides. | 08-20-2015 |
Verma Purakh, Singapore SG
Patent application number | Description | Published |
---|---|---|
20090302385 | HIGH PERFORMANCE LDMOS DEVICE HAVING ENHANCED DIELECTRIC STRAIN LAYER - An LDMOS device includes a substrate having a surface and a gate electrode overlying the surface and defining a channel region in the substrate below the gate electrode. A drain region is spaced apart from the channel region by an isolation region. The isolation region includes a region of high tensile stress and is configured to induce localized stress in the substrate in close proximity to the drain region. The region of high tensile stress in the isolation region can be formed by high-stress silicon oxide or high-stress silicon nitride. In a preferred embodiment, the isolation region is a shallow trench isolation region formed in the substrate intermediate to the gate electrode and the drain region. | 12-10-2009 |
20120119293 | HIGH PERFORMANCE LDMOS DEVICE HAVING ENHANCED DIELECTRIC STRAIN LAYER - An LDMOS device includes a substrate having a surface and a gate electrode overlying the surface and defining a channel region in the substrate below the gate electrode. A drain region is spaced apart from the channel region by an isolation region. The isolation region includes a region of high tensile stress and is configured to induce localized stress in the substrate in close proximity to the drain region. The region of high tensile stress in the isolation region can be formed by high-stress silicon oxide or high-stress silicon nitride. In a preferred embodiment, the isolation region is a shallow trench isolation region formed in the substrate intermediate to the gate electrode and the drain region. | 05-17-2012 |
Verma Shishir, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20150327024 | Multicast Transmissions in a Network Environment With User Anchor Controllers - According to one embodiment of the invention, a non-transitory computer readable medium for improving the scalability and redundancy of a wireless communications network. One embodiment of the non-transitory computer readable medium comprises instructions that determine whether a same data stream is being received by a first access point from each of two or more network devices of a plurality of network devices, responsive at least to the determining operation, select a particular network device, of the plurality of network devices, for transmitting the data stream to the first access point, and configure the plurality of network devices such that the particular network device transmits the data stream to the first access point without any other network devices in the plurality of network devices transmitting the same data stream to the first access point. | 11-12-2015 |
Verma Suresh Chand, Nagoya JP
Patent application number | Description | Published |
---|---|---|
20150120228 | POWER-SYSTEM SHORT-CIRCUIT CAPACITY MONITORING METHOD AND SYSTEM THEREOF - Synchronous measuring terminals | 04-30-2015 |