Van Der Valk
Andries Van Der Valk, Haarlem NL
Patent application number | Description | Published |
---|---|---|
20140284921 | COUPLING DEVICE, LINE PATH AND LINE END SECTION - A coupling device ( | 09-25-2014 |
Nicolaas Cornelis Johannes Van Der Valk, Zoetermeer NL
Patent application number | Description | Published |
---|---|---|
20090244506 | SLM Calibration - Apparatus and methods are used to calibrate an array of individually controllable elements within a lithographic apparatus. A calibration unit can switch between a first state in which the modulated beam of radiation passes into a projection system for projecting the modulated beam of radiation onto a substrate and a second state in which a portion of the modulated beam of radiation is inspected by the calibration unit. The calibration unit generates calibration data, or alternatively, updates calibration data, based on the inspection of the modulated beam of radiation. An array controller uses the calibration data to provide control signals to elements of an array of individually controllable elements, which are subsequently configured in response to the control signals. | 10-01-2009 |
Rick Van Der Valk, Schiedam NL
Patent application number | Description | Published |
---|---|---|
20140334880 | MARINE PIPELAYING VESSEL AND METHOD FOR PIPELAYING - The present invention relates to a marine pipelaying vessel for S-lay pipelaying an offshore pipeline and integrating one or more accessories into the pipeline, and a method for S-lay pipelaying wherein use is made of such a vessel. The vessel according to the invention comprises a hull ( | 11-13-2014 |
Robertus Van Der Valk, Capelle Aan De Ijssel NL
Patent application number | Description | Published |
---|---|---|
20140320181 | PHASE LOCKED LOOP WITH SIMULTANEOUS LOCKING TO LOW AND HIGH FREQUENCY CLOCKS - A phase-locked loop to is simultaneously synchronized to high and low frequency clocks by (i) locking an output of the phase-locked loop to a high-frequency reference clock, (ii) measuring at a high rate a first phase difference between the high-frequency reference clock and the output of the phase-locked loop, (iii) measuring at a high rate a second phase difference between a low-frequency reference clock and the output of the phase-locked loop; (iv) computing at a low rate from said first and second phase differences a third phase difference between the high-frequency and low frequency clocks; (v) combining at a low rate said third phase difference with said second phase-difference to obtain a total phase difference; and (vi) adjusting the output of the phase-locked loop at a low rate to reduce the obtained total phase difference. | 10-30-2014 |
Robertus Laurentius Van Der Valk, Capelle Aan Den Ijssel NL
Patent application number | Description | Published |
---|---|---|
20090184736 | FLEXIBLE WAVEFORM GENERATOR WITH EXTENDED RANGE CAPABILITY - A frequency synthesizer includes a first clock running at a frequency f | 07-23-2009 |