Tringali
Baldassare Tringali, Ivrea (torino) IT
Patent application number | Description | Published |
---|---|---|
20140043416 | INK-JET PRINTER FOR PRINTING ON CARDS - An ink-jet printer for printing on a thermoplastic card includes a support on which the card is placed and a printing station includes at least one ink-jet printhead for printing on the card. A reservoir is coupled to the ink-jet printhead and contains an ink comprising: a medium consisting of a low-boiling organic solvent; an auxiliary solvent consisting of a high-boiling organic solvent; and a colouring component soluble in the medium. The support includes a heating system to heat the card during operation of the printing station. | 02-13-2014 |
Cristina Tringali, Catania IT
Patent application number | Description | Published |
---|---|---|
20130048071 | THIN REFRACTORY METAL LAYER USED AS CONTACT BARRIER TO IMPROVE THE PERFORMANCE OF THIN-FILM SOLAR CELLS - A thin film amorphous silicon solar cell may have front contact between a hydrogenated amorphous silicon layer and a transparent conductive oxide layer. The cell may include a layer of a refractory metal, chosen among the group composed of molybdenum, tungsten, tantalum and titanium, of thickness adapted to ensure a light transmittance of at least 80%, interposed therebetween, before growing by PECVD a hydrogenated amorphous silicon p-i-n light absorption layer over it. A refractory metal layer of just about 1 nm thickness may effectively shield the oxide from the reactive plasma, thereby preventing a diffused defect when forming the p.i.n. layer that would favor recombination of light-generated charge carriers. | 02-28-2013 |
20140116501 | PHOTOVOLTAIC CELL - A photovoltaic cell may include a hydrogenated amorphous silicon layer including a n-type doped region and a p-type doped region. The n-type doped region may be separated from the p-type doped region by an intrinsic region. The photovoltaic cell may include a front transparent electrode connected to the n-type doped region, and a rear electrode connected to the p-type doped region. The efficiency may be optimized for indoor lighting values by tuning the value of the H | 05-01-2014 |
Cristina Tringali, Augusta IT
Patent application number | Description | Published |
---|---|---|
20140319655 | METHOD FOR COUPLING A GRAPHENE LAYER AND A SUBSTRATE AND DEVICE COMPRISING THE GRAPHENE/SUBSTRATE STRUCTURE OBTAINED - The present disclosure regards a method for coupling a graphene layer to a substrate having at least one hydrophilic surface, the method comprising the steps of providing the substrate having at least one hydrophilic surface, depositing on the hydrophilic surface a layer of a solvent selected in the group constituted by acetone, ethyl lactate, isopropyl alcohol, methylethyl ketone and mixtures thereof and depositing on the solvent layer a graphene layer. It moreover regards an electronic device comprising the graphene/substrate structure obtained. | 10-30-2014 |
James Tringali, Los Altos, CA US
Patent application number | Description | Published |
---|---|---|
20130097403 | Address Mapping in Memory Systems - A memory system includes an address mapping circuit. The address mapping circuit receives an input memory address having a first set of address bits. The address mapping circuit applies a logic function to the input memory address to generate a mapped memory address. The logic function uses at least a subset of the first set of address bits in two separate operations that respectively determine two portions of the mapped memory address. | 04-18-2013 |
20140068172 | SELECTIVE REFRESH WITH SOFTWARE COMPONENTS - A method of refreshing a memory is disclosed. The method includes accessing from active memory an active memory map. The active memory map is generated by software and identifies addresses corresponding to the active memory and associated refresh criteria for the addresses. The refresh criteria are evaluated for a portion of the active memory, and an operation initiated to refresh a portion of the active memory is based on the refresh criteria. | 03-06-2014 |
J. James Tringali, Los Altos, CA US
Patent application number | Description | Published |
---|---|---|
20090043947 | MANAGING PROCESSING DELAYS IN AN ISOCHRONOUS SYSTEM - Command cycles incorporate mechanisms to inform a host processor in advance of a need to service the memory so that the host can respond when it suits the host, but in time for the service to be performed before a catastrophic failure. The regular host cycle need not be interrupted for such notification. | 02-12-2009 |
20090044190 | URGENCY AND TIME WINDOW MANIPULATION TO ACCOMMODATE UNPREDICTABLE MEMORY OPERATIONS - The variable latency associated with flash memory due to background data integrity operations is managed in order to allow the flash memory to be used in isochronous systems. A system processor is notified regularly of the nature and urgency of requests for time to ensure data integrity. Minimal interruptions of system processing are achieved and operation is ensured in the event of a power interruption. | 02-12-2009 |
20130235649 | DIRECT RELATIVE MEASUREMENT OF MEMORY DURABILITY - Disclosed is a memory including a plurality of resistive change memory cells, including at least a first group and a second group of the memory cells and a comparison circuit configured to conduct a direct relative comparison of a remaining endurance of the first group of memory cells to a remaining endurance of the second group of memory cells. | 09-12-2013 |
20140115296 | Remapping Memory Cells Based on Future Endurance Measurements - A method of operating a memory device that includes groups of memory cells is presented. The groups include a first group of memory cells. Each one of the groups has a respective physical address and is initially associated with a respective logical address. The device also includes an additional group of memory cells that has a physical address but is not initially associated with a logical address. In the method, a difference in the future endurance between the first group of memory cells and the additional group of memory cells is identified. When the difference in the future endurance between the first group and the additional group exceeds a predetermined threshold difference, the association between the first group and the logical address initially associated with the first group is ended and the additional group is associated with the logical address that was initially associated with the first group. | 04-24-2014 |
Richard J. Tringali, Racine, WI US
Patent application number | Description | Published |
---|---|---|
20080250645 | Hair Clipper with Light Source - A hair clipper includes a housing that defines a cavity and has an opening communicating with the cavity. The hair clipper further includes a blade assembly coupled to a cutting end of the housing and a holder positioned within the cavity and proximate the opening. The hair clipper further includes a plurality of light sources, wherein each light source is received by the holder. The light sources are positioned to direct light through the opening and towards the cutting end of the housing. | 10-16-2008 |
20120240415 | BLADE FOR A HAIR CLIPPER - A hair clipper blade having a mounting portion, a tooth edge, and a plurality of teeth extending from the tooth edge. Each of the plurality of teeth has a left edge, a right edge, and a root, wherein a plane parallel to the right edge of a first tooth of the plurality of teeth and a plane parallel to the left edge of a second tooth of the plurality of teeth form an angle between 0 and 5 degrees, and the plurality of teeth have a tooth pitch between 0.032 and 0.095 inches. | 09-27-2012 |
20140115865 | HAIR CLIPPER BLADE GAPPING TOOL - A blade gapping tool for setting the gap of a hair clipper bladeset, the blade gapping tool including a base, a locking member, an adjustable boss and an adjuster. | 05-01-2014 |