Stansfield
Anthony Stansfield, Backwell, Somerset GB
Patent application number | Description | Published |
---|---|---|
20160064044 | MEMORY WITH LOCAL-/GLOBAL BIT LINE ARCHITECTURE AND ADDITIONAL CAPACITANCE FOR GLOBAL BIT LINE DISCHARGE IN READING - There is provided a memory unit comprising one or more global bit lines connected to a sense amplifier, and a plurality of memory cells that are grouped into a plurality of memory cell groups, each memory cell group having one or more local bit lines operatively connected to each of the memory cells in the memory cell group. Each memory cell group is configured such that, when a memory cell of the memory cell group is being read, the one or more local bit lines of the memory cell group are provided as inputs to a logic circuit and are not connected to the global bit lines, the logic circuit being configured to cause a capacitance element to be connected to one of the one or more global bit lines in dependence upon the states of the one or more local bit lines of the memory cell group. | 03-03-2016 |
Anthony Stansfield, Bristol GB
Patent application number | Description | Published |
---|---|---|
20100054072 | DISTRIBUTED BLOCK RAM - Memory blocks, such as the embedded memory blocks in a reconfigurable device, are connected together using shared global busses and interface circuits. The interface circuits allow the memory blocks to be selectively connected together to form depth and width expanded memory blocks, and also allow the blocks to be used as standalone blocks. The interface circuits connect the memory array within a memory block to any desired memory input and output lines that are linked on the same shared global busses, to allow use of any convenient input and output lines to access the expanded memory block. A shared global address bus allows memory blocks to broadcast address information to each other, and allows unused address inputs to be re-used for broadcasting information such as block selection information or shared column information. Flexible and configurable depth and width-expanded memory blocks are thereby created. | 03-04-2010 |
20100090720 | FLEXIBLE PARALLEL/SERIAL RECONFIGURABLE ARRAY CONFIGURATION SCHEME - A programming interface device for a programmable logic circuit, the programmable logic circuit comprising a series of parallel logic block chains each having first and second connection means, the first and second connection means being disposed at opposite ends of each chain. The programming interface device comprising first and second interfacing means for interfacing with the first and second connection means of each logic block chain, respectively and at least one programming circuit, each programming circuit arranged to configure a plurality of serially connected logic blocks. Finally, the programming interface comprises programmable connection means for connecting the connection means of each logic block chain to either the connection means of another logic block chain or directly to one of the at least one programming circuits, such that the parallel logic block chains can be configured in parallel, series or in any combination thereof. | 04-15-2010 |
20100115353 | SYSTEM AND METHOD FOR TESTING APPLICATION-SPECIFIC BLOCKS EMBEDDED IN RECONFIGURABLE ARRAYS - A method and apparatus for testing an application-specific functional block embedded in a user programmable fabric, the user programmable fabric comprising configuration data control means having an inputs and an outputs and the application-specific functional block having inputs and an outputs. The method comprising the steps of routing the outputs of the configuration data control means of the user programmable fabric to the inputs of the application-specific functional block, sending configuration data to configure the application-specific functional block to the configuration control means of the user programmable fabric, transferring the configuration data to the configuration memory means of the application-specific functional block, sending test data to test the application-specific functional block to the configuration control means of the user programmable fabric and routing the outputs of the configuration data control means of the user programmable fabric to the inputs of the application-specific functional block. The method also includes the steps of testing, using the test data, the application-specific functional block, routing the outputs of the application-specific functional block to the inputs of the configuration data control means of the user programmable fabric and receiving the test output data from the configuration control means of the user programmable fabric. | 05-06-2010 |
20100213975 | COMBINED PROCESSING AND NON-VOLATILE MEMORY UNIT ARRAY - A reconfigurable logic device comprises an array of tiles interconnected through a routing network, each tile comprises both a processing unit including volatile configuration memory and a Random Access Memory unit. | 08-26-2010 |
20110199119 | PROGRAMMABLE LOGIC DEVICE WITH CUSTOM BLOCKS - A programmable logic device is described, comprising a uniform routing network, an array of user programmable tiles connected to the uniform routing network and at least one functional block arranged to span at least one tile and further arranged to be connected to the uniform routing network. | 08-18-2011 |
20120153990 | EMBEDDED BLOCK CONFIGURATION VIA SHIFTING - A functional logic block for embedding into a reconfigurable array, the functional logic block comprises at least one multi-bit register including a plurality of single-bit registers, the single-bit registers being divided into at least two groups. The functional logic block also comprises a shift chain for connecting each group of single-bit registers, each shift chain being arranged to connect its respective group of single-bit registers into a configuration and test chain. | 06-21-2012 |
20120223740 | RESET/LOAD AND SIGNAL DISTRIBUTION NETWORK - A tree-like signal distribution network comprises a plurality of branches extending from a plurality of branching points. The distribution network comprises a plurality of control blocks, each control block being situated at a branching point of the tree-like distribution network, wherein each of the plurality of control blocks is arranged such that it can distribute a signal received from the tree-like distribution network, a locally generated signal, and a combination of a signal received from the tree-like distribution network and a locally generated signal. | 09-06-2012 |
20120280710 | REUSE OF CONSTANTS BETWEEN ARITHMETIC LOGIC UNITS AND LOOK-UP-TABLES - A combinatorial processing element used in a reconfigurable logic device having a plurality of processing elements interconnected by way of a routing network. The combinatorial processing element includes an arithmetic logic unit, having at least one input, a multiplexer tree, having a data input and a memory device. The processing element is arranged such that the memory can be connected to the data input of the multiplexer tree and/or the at least one input of the arithmetic logic unit. | 11-08-2012 |
Anthony Stansfield, Temple Quay GB
Patent application number | Description | Published |
---|---|---|
20100030837 | COMBINED ADDER CIRCUIT ARRAY AND/OR PLANE - A method of modifying a group of full adder circuits to compute a Boolean function of a set number of input bits, each full adder circuit having first and second data inputs, a data output, a carry input and a carry output, the full adder circuits being interconnected so as to form a carry chain. The method comprises the steps of setting the first input of each full adder circuit to a same fixed value, connecting each respective input bit of the set number of input bits to the second input of a respective one of the full adder circuits and using the output of the carry chain of the array of full adder circuits as the result of the Boolean function. | 02-04-2010 |
Anthony Stansfield, North Somerset GB
Patent application number | Description | Published |
---|---|---|
20080218204 | METHOD OF CONFIGURING EMBEDDED APPLICATION-SPECIFIC FUNCTIONAL BLOCKS - A method of configuring application-specific functional blocks embedded in a user programmable fabric, the user programmable fabric comprising configuration data control means having an input and an output and the application-specific functional blocks comprising configuration memory means having an input and an output. The method comprises the steps of sending configuration data to configure the application-specific functional block to the configuration control means of the user programmable fabric, routing the output of the configuration data control means of the user programmable fabric to the input of the configuration memory means of the application-specific functional blocks, transferring the configuration data to the configuration memory means of the application-specific functional blocks and configuring, using the configuration data, the application-specific functional blocks. | 09-11-2008 |
Barry L. Stansfield, St-Bruno CA
Patent application number | Description | Published |
---|---|---|
20110011775 | METHODS AND APPARATUSES FOR PURIFYING CARBON FILAMENTARY STRUCTURES - There is provided method for treating a gaseous phase comprising carbon filamentary structures having metal particles attached or linked thereto, for separating at least a portion of said carbon filamentary structures from said metal particles. The method comprises submitting said gaseous phase to a disturbance generated by an electric field, a magnetic field, ultrasounds, a turbulent gas stream, or combinations thereof, thereby reducing the amount of carbon filamentary structures having metal particles attached or linked thereto. | 01-20-2011 |
Barry L. Stansfield, Saint-Bruno CA
Patent application number | Description | Published |
---|---|---|
20080226536 | METHOD AND APPARATUS FOR PRODUCING SINGLE-WALL CARBON NANOTUBES - The invention relates to a method for producing single-wall carbon nanotubes. The method of the invention comprises the steps of (a) providing a plasma torch having a plasma tube with a plasma-discharging end; (b) feeding an inert gas through the plasma tube to form a primary plasma; (c) contacting a carbon-containing substance and a metal catalyst with the primary plasma at the plasma-discharging end of the plasma tube, to form a secondary plasma containing atoms or molecules of carbon and atoms of the metal catalyst; and (d) condensing the atoms or molecules of carbon and the atoms of the metal catalyst to form single-wall carbon nanotubes. Alternatively, steps (b) and (c) can be carried out by feeding an inert gas and an inorganic metal catalyst through the plasma tube to form a primary plasma containing atoms of the inorganic metal catalyst and contacting a carbon-containing substance with the primary plasma at the plasma-discharging end of the plasma tube, to form a secondary plasma containing atoms or molecules of carbon and the atoms of metal catalyst. An apparatus for carrying out the method according to the invention is also disclosed. | 09-18-2008 |
20100300358 | APPARATUS FOR PRODUCING SINGLE-WALL CARBON NANOTUBES - There is provided an apparatus for producing single-wall carbon nanotubes. The apparatus comprises a plasma torch having a plasma tube adapted to receive an inert gas and form an inert gas plasma; a feeder adapted to direct a carbon-containing substance and a metal catalyst towards said inert gas plasma so that the carbon-containing substance and the metal catalyst contact said inert gas plasma downstream of where said inert gas is introduced in said plasma tube, to thereby form a plasma comprising atoms or molecules of carbon and the atoms of said metal; and a condenser for condensing the atoms or molecules of carbon and the atoms of said metal to form single-wall carbon nanotubes. | 12-02-2010 |
20100304011 | METHODS AND APPARATUSES FOR DEPOSITING NANOMETRIC FILAMENTARY STRUCTURES - The invention relates to a method for depositing nanometric filamentary structures. The method comprises passing a gaseous phase comprising the nanometric filamentary structures through a space defined between at least two electrodes generating an electric field, for depositing the nanometric filamentary structures on at least one of the electrodes; and at least substantially preventing the deposited nanometric filamentary structures from bridging the electrodes during the deposition. The invention also relates to an apparatus for depositing nanometric filamentary structures as well as to methods and apparatuses for monitoring the production of nanometric filamentary structures. | 12-02-2010 |
Edward Stansfield, Reading GB
Patent application number | Description | Published |
---|---|---|
20140058701 | Motion Classification Device - The present invention relates to a motion classification device | 02-27-2014 |
Edward Stansfield, Berkshire GB
Patent application number | Description | Published |
---|---|---|
20100171628 | Motion Classification Device - The present invention relates to a motion classification device | 07-08-2010 |
Michael Stansfield, The Plains, VA US
Patent application number | Description | Published |
---|---|---|
20150120538 | Dynamic Card Verification Values and Credit Transactions - A system and method for providing card verification values for card-not-present transactions is described. In one example, a user's computing device stores single-use CVVs to be provided from a secure wallet. The secure wallet may be software running on the user's computing device. Alternatively, it may be an external device connectable to the user's computing device, which accesses the external device to obtain the single-use CVV. | 04-30-2015 |
20150371220 | Dynamic Card Verification Values and Credit Transactions - A system and method for providing card verification values for card-not-present transactions is described. In one example, a user's computing device stores single-use CVVs to be provided from a secure wallet. The secure wallet may be software running on the user's computing device. Alternatively, it may be an external device connectable to the user's computing device, which accesses the external device to obtain the single-use CVV. | 12-24-2015 |
Nigel Stansfield, Stevenage Hertfordshire GB
Patent application number | Description | Published |
---|---|---|
20160003579 | A MISSILE SEEKER AND GUIDANCE METHOD - In a method of guiding a missile in flight to a target (FIG. | 01-07-2016 |
Ron Stansfield, West Jordan, UT US
Patent application number | Description | Published |
---|---|---|
20130087986 | PADDED BOW STOP - A resilient cushioned bow stop for use on boat trailers to protect the bow of boats when launching, retrieving, and transporting boats in and out of the water includes a cushioned non-abrasive protective covering, molded and bonded to independently rotating rollers. | 04-11-2013 |
William Ellis Stansfield, Decatur, GA US
Patent application number | Description | Published |
---|---|---|
20160094952 | AUTO-CONFIGURING RADIO BEACONS - Various embodiments each include at least one of systems, methods, devices, and software for auto-configuring of radio beacon devices. One embodiment includes a method that detects a beacon device has been connected to a computing device and retrieving beacon identifying data from the beacon device. The method may then query a backend system based on the beacon identifying data to determine whether the beacon identifying data has been previously configured in the backend system. When the beacon device has been previously configured in the backend system, the method includes issuing a command to the backend system to remove the previous configuration of the beacon device then issuing a data write command to the backend system to configure the beacon device in the backend system in association with the computing device. | 03-31-2016 |