Postnikov
Alex Postnikov, Cedar Rapids, IA US
Patent application number | Description | Published |
---|---|---|
20130323686 | EMBEDDED SIMULATOR METHOD AND RELATED SYSTEM - A system and method is disclosed for correlation of received objects offering a valid presentation to an operator. The method correlates actual objects and simulated objects to offer a valuable training presentation environment to an operator. The method may receive a plurality of data streams including sensed data, simulated sensed data, and truth data to correlate among the plurality of data to determine if the data corresponds to a common object. Each of these data streams may be received from an off-board source via datalink or generated by an onboard simulation data source. The system correlates data received from an onboard source with data received from an off-board source to present the best available training scenario to the operator. | 12-05-2013 |
20130323687 | TRAINING DATA MANAGEMENT METHOD AND RELATED SYSTEM - A training data management method and related system is disclosed comprising three integrated elements. A training data network may provide a network linking a remote instructor operating an off-board data network with a student operating an onboard data network. The remote instructor may, via the datalink connection, maintain a level of control of the data set available to the student. A method for providing training data may include an onboard and off-board safety monitor configured for perceiving a safety event and sending a notification thereof to an involved participant. A system for providing training data may include a data guard configured to monitor all communications between two networks and block sensitive information, training data, and classified communications between the networks. | 12-05-2013 |
Alexander B. Postnikov, Moscow RU
Patent application number | Description | Published |
---|---|---|
20090163415 | NT-proBNP, proBNP AND BNP IMMUNOASSAYS, ANTIBODIES AND STABLE STANDARD - The present invention provides antibodies against glycosylated proBNP and NT-proBNP. The antibodies are suitable for precise immunodetection of both of the proteins in human blood. The glycosylated forms of proBNP and NT-proBNP may be utilized as an antigen for antibody generation as well as a calibrator or immunological standard in different types of immunoassays. The invention thus also relates to a stable standard or calibrator pro-Brain Natriuretic Peptide (proBNP) preparation for use in a method for detecting BNP immunoreactivity in a sample, the preparation comprising glycosylated proBNP or a fragment thereof. In addition, the present invention is directed to an assay for precisely detecting the NT-proBNP circulating in a patient's blood, wherein the level of glycosylation of the proBNP molecule is exploited. Therapeutic applications are also contemplated. | 06-25-2009 |
20120178113 | DETECTION OF IGFBP-4 FRAGMENTS AS A DIAGNOSTIC METHOD - The present invention relates to a method for diagnosing a cardiovascular or cancer disease by detecting IGFBP-4 (Insulin-like Growth Factor Binding Protein-4) fragments in a patient sample. Antibodies specifically recognizing novel epitopes originated by enzyme-dependent cleavage of IGFBP-4 are also disclosed. | 07-12-2012 |
20140017714 | METHOD FOR DETERMINING THE RISK OF CARDIOVASCULAR EVENTS USING IGFBP FRAGMENTS - The present invention describes the method for determining the risk of future major adverse cardiovascular events, which comprises detection proteolytic fragments of IGFBP-4 or IGFBP-5 (insulin-like growth factor binding protein 4 or insulin-like growth factor binding protein 5) in patients' blood. The present invention provides antibodies and immunoas-says, suitable for specific measurement of proteolytic fragments of IGFBPs. In current invention the IGFBP fragments are suggested to be utilized as blood biomarkers for the risk prediction of major adverse cardiovascular events (MACE). | 01-16-2014 |
Alexei Postnikov, Cedar Rapids, IA US
Patent application number | Description | Published |
---|---|---|
20080262664 | Synthetic vision system and methods - The present invention is directed to a system and methods, embodiments of which provide increased situation awareness information in an improved Synthetic Vision System (SVS). According to the present invention, a Primary Flight Display (PFD), a top-down view Multi-Function Display (MFD), and side-view Vertical Profile Display (VPD) are presented on one user interface with an input device, such as a transparent touch screen for quick and easy data entry. The present invention also provides color shading, such as red, to communicate areas where the aircraft may be in conflict with terrain or obstacles at a point in time in the future. | 10-23-2008 |
Sergei Postnikov, Brussels BE
Patent application number | Description | Published |
---|---|---|
20090209097 | METHOD OF FORMING INTERCONNECTS - A method of forming interconnects includes etching a first set of openings in a hard mask using a first photo resist layer with a first pattern of openings as a first etch mask, and etching a second set of openings in the hard mask using a second photo resist layer with a second pattern of openings as a second etch mask. The method includes shrinking the openings in at least one of the first pattern and the second pattern prior to etching the openings in the hard mask. | 08-20-2009 |
20100123250 | Feature Patterning Methods and Structures Thereof - Methods of patterning features, methods of manufacturing semiconductor devices, and semiconductor devices are disclosed. In one embodiment, a method of patterning a feature includes forming a first portion of the feature in a first material layer. A second portion of the feature is formed in the first material layer, and a third portion of the feature is formed in a second material layer. | 05-20-2010 |
20100176479 | METHOD OF FABRICATING A SEMICONDUCTOR DEVICE - A method of fabricating a semiconductor device including depositing a hardmask layer on a layer of the semiconductor device, selectively etching a pattern of continuous lines in the hardmask layer, depositing an antireflective coating over remaining portions of the hardmask layer, depositing a photoresist layer on the antireflective coating, patterning the photoresist layer with a plurality of isolation trenches via a lithography process, each of the isolation trenches extending perpendicular to and crossing portions of at least one of the continuous lines of the underlying hardmask layer, and with each isolation trench having an initial width. The method further includes reducing the width of each of the isolation trenches from the initial width to desired width via a shrinking process, etching the antireflective coating underlying the isolation trenches to expose intersecting portions of the underlying continuous lines, and etching the exposed intersecting portions of the underlying continuous lines of the hardmask layer to form a pattern of line segments having line ends separated by the desired width. | 07-15-2010 |
20110215479 | Feature Patterning Methods and Structures Thereof - Methods of patterning features, methods of manufacturing semiconductor devices, and semiconductor devices are disclosed. In one embodiment, a method of patterning a feature includes forming a first portion of the feature in a first material layer. A second portion of the feature is formed in the first material layer, and a third portion of the feature is formed in a second material layer. | 09-08-2011 |
20140203455 | Feature Patterning Methods and Structures Thereof - Methods of patterning features, methods of manufacturing semiconductor devices, and semiconductor devices are disclosed. In one embodiment, a method of patterning a feature includes forming a first portion of the feature in a first material layer. A second portion of the feature is formed in the first material layer, and a third portion of the feature is formed in a second material layer. | 07-24-2014 |
Sergei Postnikov, Grenoble FR
Patent application number | Description | Published |
---|---|---|
20090130865 | METHOD OF PATTERNING A LAYER USING A PELLICLE - A method for patterning a layer on a semiconductor substrate includes forming a layer of a semiconductor substrate and exposing the layer to light. The light travels through a second pellicle that is manufactured by a method that includes determining a first transmission of a first light through a first pellicle, wherein the first light is normal to the first pellicle, determining a second transmission of a second light through the first pellicle, wherein the second light is not normal to the first pellicle, and modifying the first pellicle to form a second pellicle using the first and second transmission. | 05-21-2009 |