Paleari
Andrea Paleari, Arcore IT
Patent application number | Description | Published |
---|---|---|
20100270614 | PROCESS FOR MANUFACTURING DEVICES FOR POWER APPLICATIONS IN INTEGRATED CIRCUITS - An embodiment method for forming a MOS transistor for power applications in a substrate of semiconductor material, said method being integrated in a process for manufacturing integrated circuits which uses an STI technique for forming the insulating regions. The method includes the phases of forming an insulating element on a top surface of the substrate and forming a control electrode on a free surface of the insulating element. The insulating element insulates the control electrode from the substrate. Said insulating element comprises a first portion and a second portion. The extension of the first portion along a first direction perpendicular to the top surface is lower than the extension of the second portion along such first direction. The phase of forming the insulating element comprises generating said second portion by locally oxidizing the top surface. | 10-28-2010 |
Andrea Paleari, Brugherio IT
Patent application number | Description | Published |
---|---|---|
20110309480 | PROCESS FOR MANUFACTURING POWER INTEGRATED DEVICES HAVING SURFACE CORRUGATIONS, AND POWER INTEGRATED DEVICE HAVING SURFACE CORRUGATIONS - According to a process for manufacturing an integrated power device, projections and depressions are formed in a semiconductor body that extend in a first direction and are arranged alternated in succession in a second direction, transversely to the first direction. Further provided are a first conduction region and a second conduction region. The first conduction region and the second conduction region define a current flow direction parallel to the first direction, along the projections and the depressions. To form the projections and the depressions, portions of the semiconductor body that extend in the first direction and correspond to the depressions, are selectively oxidized. | 12-22-2011 |
20140027837 | TRANSISTOR WITH SELF-ALIGNED TERMINAL CONTACTS - An embodiment of a MOS transistor includes a layer of semiconductor material, drain regions having a first conductivity type alternately formed in the layer with body regions having a second conductivity type, a first insulating layer disposed over the surface of the layer of semiconductor material, at least one gate-precursor region of conductive material disposed over the first insulating layer, a second insulating layer disposed over the first insulating layer and the gate-precursor region, a third insulating layer disposed over the second insulating layer, at least one source opening formed by removing overlapping portions of the second insulating layer, the third insulating layer, the gate-precursor region, and by at least partially removing a corresponding portion of the first insulating layer. The embodiment may also include at least one source-precursor region extending into the layer of semiconductor material from a surface portion below the at least one source opening. | 01-30-2014 |
Mario Paleari, Pogliano Milanese IT
Patent application number | Description | Published |
---|---|---|
20100034928 | PRINTED ANTIFOG FILMS - The present invention relates to printed antifog films suitable for the packaging of food products having an improved ability to maintain their antifogging properties after being wound up into a roll and to the packages obtained therefrom. The films of the invention comprise an overprint varnish applied over the printed image on the antifog film, said overprint varnish comprising a vinylidene chloride polymer and a surfactant. The printed antifog film may be manufactured using conventional equipment by applying an overprint varnish in the final print station of the printing process. | 02-11-2010 |
Mario Paleari, Pogliano Milanese (mi) IT
Patent application number | Description | Published |
---|---|---|
20130251925 | MULTILAYER HEAT-SHRINKABLE FILM AND CONTAINERS MADE THEREFROM - A multilayer heat-shrinkable film comprising: | 09-26-2013 |
Ronald Irineu Paleari, Jardim Nikko BR
Patent application number | Description | Published |
---|---|---|
20090272033 | BIODEGRADABLE SEED GERMINATING PODS FOR SEEDLINGS - The present invention relates to a “BIODEGRADABLE GERMINATING PODS FOR SEEDLINGS”, having a main body formed by a tray or individual tubular pods having conical or other geometrical shape, and a sleeve with a passing hole in its lower end; the tubular pods have longitudinal guiding crevices or tracks; their upper end has a circular rim and its underside functions as a base for resting the tubular pod on the tray. The top section of the tray has several cavities placed equidistantly from each other, forming several tubular pods in its lower section, which are provided with passing holes. The body of the tubular pods itself consists of 20 to 70% cellulose, 5 to 20% calcium carbonate, 30 to 70% calcium sulfate, and the following micronutrients which are added according to the deficiency of such nutrients in the area where the seedlings will be planted: 0.001 to 15% Copper (Cu), 0.001 to 15% Zinc (Zn), 0.001 to 15% Magnesium (MG), 0.001 to 15% Iron (Fe), 0.001 to 15% Sulfur (S), 0.001 to 10% Boro (B), 0.001 to 10% Sodium (Na), 0.001 to 10% Manganese (Mn), 0.001 to 5% Molybdenum (Mo), 0.001 to 5% Cobalt (Co); micronutrients are added in the proportion of up to 5% for vegetable seedlings, up to 10% for fruit tree seedlings, and up to 15% for reforestation seedlings. | 11-05-2009 |