Murugan, TX
Arumugam Vadivel Murugan, Austin, TX US
Patent application number | Description | Published |
---|---|---|
20090117020 | RAPID MICROWAVE-SOLVOTHERMAL SYNTHESIS AND SURFACE MODIFICATION OF NANOSTRUCTURED PHOSPHO-OLIVINE CATHODES FOR LITHIUM ION BATTERIES - The present invention includes methods, coatings, and a nanostructured phospho-olivine composition Li | 05-07-2009 |
Arvindh Murugan, Flower Mound, TX US
Patent application number | Description | Published |
---|---|---|
20080275795 | System and Method for Allocating Manufactured Products to Sellers Using Profitable Order Promising - A system and method is disclosed for allocating products to one or more sellers. The system includes a database operable to store data associated with one or more enterprises. The system further includes an order promising system coupled with the database and operable to model the flow of the products through the one or more enterprises and allocate resources to the one or more sellers based on the modeled flow of the products. | 11-06-2008 |
20100250306 | System and method to determine root cause constraints and resolution options to solve order promising exceptions - A system and method is disclosed for determining root cause constraints and resolution options to solve order promising exceptions. The system includes a database storing order promise data associated with one or more enterprises. The system further includes a computer coupled with the database, the computer is configured to receive an order promise from the one or more enterprises, define one or more constraints, and create one or more strategy models comprising one or more strategy changes. The computer is further configured to execute the one or more strategy models to relax the one or more constraints using the one or more strategy changes and generate a report of the reasons for lateness and shortness of the order promise and store the generated report in the database. | 09-30-2010 |
20130124252 | System and Method for Allocating Manufactured Products to Sellers Using Profitable Order Promising - A system and method is disclosed for allocating products to one or more sellers. The system includes a database operable to store data associated with one or more enterprises. The system further includes an order promising system coupled with the database and operable to model the flow of the products through the one or more enterprises and allocate resources to the one or more sellers based on the modeled flow of the products. | 05-16-2013 |
Prabhu Murugan, Sugar Land, TX US
Patent application number | Description | Published |
---|---|---|
20110224829 | Distillation column control - A method for protecting a thermal distillation column system from liquid over fill wherein instrument calibration and level signal aberrations are dynamically corrected, instrument measurement errors and measurement drifts over time are accounted for, and a decay factor component is employed to obviate the need for maintenance or periodic instrument. | 09-15-2011 |
Pulikesi Murugan, Houston, TX US
Patent application number | Description | Published |
---|---|---|
20150354323 | NON-ALKYL PYRIDINE SOUR CORROSION INHIBITORS AND METHODS FOR MAKING AND USING SAME - Corrosion inhibiting compositions include at least one dialkyl sulfate quaternary salt of 1,2-disubstituted imidazolines and may include dialkyl sulfate quaternary salts of 1,2-disubstituted imidazoline amides, amides of polyamines, and/or polyamines, and an intensifier system in the presence or absence of a solvent system and methods for making and using same. | 12-10-2015 |
Rajen Murugan, Garland, TX US
Patent application number | Description | Published |
---|---|---|
20090166889 | PACKAGED INTEGRATED CIRCUITS HAVING SURFACE MOUNT DEVICES AND METHODS TO FORM PACKAGED INTEGRATED CIRCUITS - Packaged integrated circuits having surface mount devices and methods to form the same are disclosed. A disclosed method comprises attaching an integrated circuit to a first side of a substrate, forming one or more first conductive elements on the substrate, attaching a surface mount device to a second side of the substrate via the first conductive elements, forming one or more second conductive elements on the second side of the substrate. | 07-02-2009 |
20100006987 | INTEGRATED CIRCUIT PACKAGE WITH EMI SHIELD - An integrated circuit (IC) device ( | 01-14-2010 |
Rajen Murugan, Round Rock, TX US
Patent application number | Description | Published |
---|---|---|
20090034665 | Method, System and Apparatus for Quantifying the Contribution of Inter-Symbol Interference Jitter on Timing Skew Budget - An apparatus, method and system are provided for quantifying communication channel intersymbol interference jitter effect contribution to timing skew. In general, lossy and lossless characteristics of the communication channel are preferably obtained and an output signal of the communication channel is sampled. From the sampled output signal and the lossy characteristics of the communication channel, an input signal may be derived. Using the lossless characteristics of the communication channel, the derived input signal and the sampled output signal, a value indicating the contribution of intersymbol interference jitter effect on timing skew budget for a selection communication channel may be obtained. | 02-05-2009 |
Rajen M. Murugan, Garland, TX US
Patent application number | Description | Published |
---|---|---|
20090057889 | Semiconductor Device Having Wafer Level Chip Scale Packaging Substrate Decoupling - One aspect of the invention provides a semiconductor device that includes a microchip having an outermost surface. First and second bond pads are located on the microchip and near the outermost surface. A first UBM contact is located on the outermost surface and between the first and second bond pads. The first UBM contact is offset from the first bond pad. A second UBM contact is located on the outermost surface and between the first and second bond pads. The second UBM contact is offset from the second bond pad, and a capacitor supported by the microchip is located between the first and second UBM contacts. | 03-05-2009 |
Rajen Manicon Murugan, Garland, TX US
Patent application number | Description | Published |
---|---|---|
20100290675 | HIGH DEFINITION IMPEDANCE IMAGING - A method for producing a computationally efficient system that reduces the number of iterations required to generate a conductivity image pattern of a subsurface object, and its attendant conductivity distribution, through a solution to the system of field equations that simultaneously satisfies all of the boundary conditions and conserves internal current flux densities. | 11-18-2010 |