| Patent application number | Description | Published |
|---|
| 20140117315 | ORGANIC LIGHT EMITTING DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME - Discussed is an organic light emitting display device. The organic light emitting display device includes a substrate in which red, green, and blue pixel areas are defined, a first electrode and a first hole transporting layer that are formed on the substrate, first to third emission common layers formed in each of the pixel areas on the first hole transporting layer, and an electron transporting layer and a second electrode that are formed on the third emission common layer. Accordingly, color mixture is prevented, limitations due to a defective mask are overcome, a process is simplified, and the manufacturing cost is saved. | 05-01-2014 |
| 20150187848 | ORGANIC LIGHT EMITTING DISPLAY DEVICE - An organic light emitting display device including a first electrode defined into red, green and blue sub-pixel regions; a hole injection layer disposed on the first electrode; a first hole transport layer disposed on the hole injection layer; first, second and third organic emission layers arranged on the first hole transport layer opposite to the respective red, green and blue sub-pixel regions; an electron transport layer disposed on the first, second and third organic emission layers; and a second electrode disposed on the electron transport layer. The second organic emission layer opposite to the green sub-pixel region is formed in a stacked structure including first and second hole host layers and a dopant host layer. | 07-02-2015 |
| 20150188075 | ORGANIC LIGHT EMITTING DISPLAY DEVICE - An organic light emitting display device is disclosed which includes: a first electrode including red, green and blue sub-pixel regions; a first hole injection layer disposed on the first electrode; a first hole transport layer disposed on the hole injection layer; second, third and fourth hole transport layers arranged on the first hole transport layer corresponding to the red, green and blue regions, respectively; an organic emission layer disposed on the second, third and fourth hole transport layers; an electron transport layer disposed on the organic emission layer; and a second electrode disposed on the electron transport layer, the second, third and fourth hole transport layers each having a hole mobility different from an electron mobility of the electron transport layer. | 07-02-2015 |
| 20150263075 | METHOD OF MANUFACTURING ORGANIC LIGHT EMITTING DISPLAY DEVICE - A method of manufacturing an organic light emitting display device. The method according to one embodiment includes forming a first electrode over a substrate in which red, green, and blue pixel areas are defined; forming a first hole transporting layer on the first electrode; forming a second hole transporting layer in a position corresponding to the red pixel area; forming a first emission common layer; forming a third hole transporting layer on the first emission common layer in a position corresponding to the green pixel area; forming a second emission common layer; forming a fourth hole transporting layer on the second emission common layer in a position corresponding to the blue pixel area; forming a third emission common layer; forming an electron transporting layer on the third emission common layer; and forming a second electrode on the electron transporting layer. | 09-17-2015 |
| 20150263304 | ORGANIC LIGHT EMITTING DISPLAY DEVICE - An organic light emitting display device including, according to one embodiment, a substrate having first, second, and third pixel areas; a first hole transporting layer on the substrate; a first emission common layer on the first transport layer; a second emission common layer on the first emission common layer; a third emission common layer on the second emission common layer; a second hole transporting layer between the first hole transporting layer and the first emission common layer, the second hole transporting layer disposed on the first pixel area; a third hole transporting layer between the first and second emission common layers, the third hole transporting layer disposed on the second pixel area; and a fourth hole transporting layer between the second and third emission common layers, the fourth hole transporting layer disposed on the third pixel area. | 09-17-2015 |
| Patent application number | Description | Published |
|---|
| 20120070111 | SILICON BASED OPTICAL MODULATORS INCLUDING VERTICAL SLABS AND METHODS OF FORMING - An optical modulator structure can include a core region that comprises an optical transmission path having a refractive index that is modulated via electric charge introduced into the core region. A plurality of first vertical slabs comes into contact with and is spaced along a first side of the core region to provide a first path for the electric charge to/from the core region. A plurality of second vertical slabs come into contact with and is spaced along a second side of the core region, that is opposite to the first side, to provide a second path for the electric charge to/from the core region. Other structures and methods are disclosed. | 03-22-2012 |
| 20120070151 | Optical Modulators for Generating De-Emphasis Formatted Optical Signals and Methods of Operating the Same - A de-emphasis format signal generator can be configured to combine first and second electrical non-de-emphasis formatted signals provided to first and second optical modulators, coupled in parallel with one another, to provide a combined optical signal having a de-emphasis format. Accordingly, three aspects of a de-emphasis formatted signal, including a de-emphasis delay aspect, a de-emphasis attenuation aspect, and a de-emphasis combining aspect, can provided separately and in different domains (such as in the electrical domain and in the optical domain) which can be combined with one another to provide an output de-emphasis formatted optical signal. | 03-22-2012 |
| 20130330035 | Semiconductor Package and Semiconductor Device Including the Same - A semiconductor package and a semiconductor device including the same. The semiconductor package includes: a package substrate; a plurality of connection elements that are disposed on the package substrate; and a semiconductor chip that includes at least one optical input/output element that transmits/receives an optical signal to/from the outside at an optical input/output angle with respect to a direction perpendicular to a bottom surface of the package substrate, and is electrically connected to the package substrate through the plurality of connection | 12-12-2013 |
| 20140104472 | IMAGE SENSORS, IMAGE PROCESSING SYSTEMS INCLUDING SAME, AND METHODS OF OPERATING THE SAME - A method of operating an image sensor includes: generating a pixel signal according to intensity of incident light; and generating a digital pixel signal based on a comparison between the pixel signal and at least one reference current. Accordingly, a current output from a 1T pixel in the image sensor is sensed such that the influence of noise is reduced and a pixel signal is sensed more precisely. | 04-17-2014 |
| 20140263948 | OPTICAL BIOSENSOR AND BIOSENSING SYSTEM - An optical biosensor is provided. The optical biosensor includes a biosensing unit, a detection unit, and a feedback circuit. The biosensing unit is configured to receive an input optical signal, sense a biomaterial, and generate a sensed optical signal. The detecting unit is configured to convert the sensed optical signal into an electrical signal and output the electrical signal as a detection signal. The feedback circuit is configured to output a feedback signal. The feedback signal is generated based on the detection signal and is changed according to a changed amount of a resonant wavelength of the biosensing unit. | 09-18-2014 |
| 20150061501 | AMBIENT LIGHT SENSOR AND ELECTRONIC SYSTEM HAVING THE SAME - An ambient light sensor includes a photoelectric conversion unit, a current control unit, a signal conversion unit and a comparison unit. The photoelectric conversion unit provides a photo current having a magnitude corresponding to illuminance of incident light to a first node. The current control unit generates a control current exponentially proportional to an elapse time based on a clock signal, provides the control current to the first node, and outputs a digital code corresponding to the elapse time in response to a reset signal. The signal conversion unit generates a comparison voltage logarithmically proportional to a sum of the photo current and the control current. The comparison unit generates the reset signal by comparing a magnitude of the comparison voltage and a magnitude of a reference voltage. The ambient light sensor generates the digital code effectively representing illuminance of ambient light that eyes of a human being perceives. | 03-05-2015 |
| Patent application number | Description | Published |
|---|
| 20080204582 | Image sensors, interfaces and methods capable of suppressing effects of parasitic capacitances - An interface capable of suppressing parasitic capacitance effects includes an array of switches switched in response to a switching signal. The interface suppresses effects of parasitic capacitance included in a bus, which transmits a reset signal and an image signal output from an image sensor. The suppressed parasitic capacitance effects suppress distortion of a digital image signal. | 08-28-2008 |
| 20120133808 | CORRELATED DOUBLE SAMPLING CIRCUIT, METHOD THEREOF AND DEVICES HAVING THE SAME - A CDS circuit is provided. The CDS circuit includes a signal compressor which compresses each of a pixel signal and a ramp signal using capacitive dividing and outputs a compressed pixel signal and a compressed ramp signal, and a comparator which compares the compressed pixel signal with the compressed ramp signal and outputs a comparative signal corresponding to a comparison result. | 05-31-2012 |
| 20130009800 | DUAL-MODE COMPARATOR AND ANALOG TO DIGITAL CONVERTER HAVING THE SAME - A dual-mode comparator may include an object voltage input unit that generates a first current flowing through a first path and a second current flowing through a second path based on a first object voltage and a second object voltage, a current mirror unit that performs a current-mirror operation for the first path and the second path to output a comparison voltage at an output terminal, a bias unit that generates a bias current corresponding to a sum of the first current and the second current, and a mode switching unit that controls the current mirror unit to have a first structure in an auto-zero mode and that controls the current mirror unit to have a second structure in a comparison mode. | 01-10-2013 |
| 20130093910 | IMAGE SENSOR AND IMAGE PROCESSING APPARATUS INCLUDING THE SAME - An image sensor is disclosed. The image sensor includes a plurality of pixels, a plurality of transmission lines connected to each of the pixels, respectively, and a plurality of comparators configured to compare each of a plurality of control signals transmitted through each of the transmission lines with a reference signal and output a comparative signal based on the result of the comparison. | 04-18-2013 |
| 20130201361 | Image Sensor and Image Processing Apparatus Using the Same - An image sensor senses object information and converts the sensed object information into an electrical signal. An image processing apparatus uses the image sensor. The image sensor includes a column signal line connected to output terminals of a plurality of pixel sensors, a comparator circuit configured to output a signal corresponding to a comparison result of a signal output to the column signal line and a reference signal, an ADC circuit configured to convert an analog signal corresponding to an optical signal sensed by the pixel sensor selected from the plurality of pixel sensors connected to the column signal line into digital data based on the signal output from the comparator circuit and, a load circuit connected in series to the comparator circuit between the column signal line and a ground terminal, wherein the load circuit is configured as a common load device of the plurality of pixel sensors connected to the column signal line and the comparator circuit. | 08-08-2013 |
| 20140103192 | BINARY CMOS IMAGE SENSORS, METHODS OF OPERATING SAME, AND IMAGE PROCESSING SYSTEMS INCLUDING SAME - A binary complementary metal-oxide-semiconductor (CMOS) image sensor includes a pixel array and a readout circuit. The pixel array includes at least one pixel having a plurality of sub-pixels. The readout circuit is configured to quantize a pixel signal output from the pixel using a reference signal. The pixel signal corresponds to sub-pixel signals output from sub-pixels, from among the plurality of sub-pixels, activated in response to incident light. | 04-17-2014 |
| 20140103401 | IMAGE SENSOR - An image sensor is provided. The image sensor includes a well of a second conductivity type formed on an impurity layer of a first conductivity type, source and drain regions of the first conductivity type, formed in the well to be spaced apart from each other, a first photo diode of the first conductivity type formed in the well to overlap the source and drain regions, a second photo diode of the first conductivity type formed so as not to overlap the source and drain regions and formed to be adjacent to the first photo diode, and a gate electrode formed on the first and second photo diodes. | 04-17-2014 |
| 20140103413 | CMOS IMAGE SENSORS WITH PHOTOGATE STRUCTURES AND SENSING TRANSISTORS, OPERATION METHODS THEREOF, AND IMAGE PROCESSING SYSTEMS INCLUDING THE SAME - ACMOS image sensor includes a pixel array having a plurality of pixels. Each of the plurality of pixels includes: a photogate structure configured to be controlled based on a first gate voltage; and a sensing transistor including a charge pocket region formed in a substrate region, the sensing transistor being configured to be controlled based on a second gate voltage. Based on the first gate voltage, the photogate structure is configured to integrate charges generated in response to light incident on the substrate region. The sensing transistor is configured to adjust at least one of a threshold voltage of the sensing transistor and a current flow in the sensing transistor according to charges transferred from the photogate structure to the charge pocket region based on a difference between the first gate voltage and the second gate voltage. | 04-17-2014 |
| 20140104452 | SUB-PIXELS, IMAGE SENSORS HAVING THE SAME AND IMAGE SENSING SYSTEMS - A sub pixel includes a photodetector and a column line output circuit. The photodetector is configured to output an electrical signal based on a detected amount of photons. The column line output circuit is configured to generate an output signal based on the electrical signal. The output signal is one of a current from a current source and a comparison signal indicative of binary output data. | 04-17-2014 |
| 20140104469 | IMAGE SENSORS, IMAGE PROCESSING SYSTEMS INCLUDING THE SAME, AND METHODS OF OPERATING IMAGE PROCESSING SYSTEM - An image sensor includes a pixel array and a row driver block. The pixel array includes a plurality of subpixel groups, each including a plurality of subpixels. Each of the plurality of subpixels is configured to generate a subpixel signal corresponding to photocharge accumulated in response to a photon. The row driver block is configured to generate a first control signal to control the subpixels included in each of the plurality of subpixel groups to accumulate the photocharge in parallel from a first time point to a second time point. | 04-17-2014 |
| 20140104473 | IMAGE SENSOR CHIPS - An image sensor chip includes a first wafer and a second wafer. The first wafer includes an image sensor having a plurality of sub-pixels, each of which is configured to detect at least one photon and output a sub-pixel signal according to a result of the detection. The image processor is configured to process sub-pixel signals for each sub-pixel and generate image data. The first wafer and the second wafer are formed in a wafer stack structure. | 04-17-2014 |
| 20140333813 | CORRELATED DOUBLE SAMPLING CIRCUIT, METHOD THEREOF AND DEVICES HAVING THE SAME - A CDS circuit includes first capacitors; second capacitors; and a switch arrangement which, in response to a switch control signal, connects the first capacitors in series between a pixel signal output node and a ground to compress the pixel signal and connects the second capacitors in series between a ramp signal output node and the ground to compress the ramp signal, or connects the first capacitors in parallel between the pixel signal output node and a first input node of the comparator and connects the second capacitors in parallel between the ramp signal output node and a second input node of the comparator. | 11-13-2014 |
| 20150034803 | IMAGE SENSOR AND METHOD OF DRIVING THE SAME - Provided are an image sensor and a method of driving the same. The image sensor includes n optical black pixels which are arranged in the same horizontal line; and m comparators which are matched with the n optical black pixels, wherein n is a natural number greater than or equal to two, and m is a natural number greater than n. | 02-05-2015 |
| 20150049230 | IMAGE SENSOR AND METHOD OF OPERATING THE SAME - A method of operating an image sensor includes generating a plurality of sub pixel signals using a sub pixel group. The sub pixel group includes a plurality of sub pixels and corresponds to a single pixel. The method further includes generating a pixel signal having a plurality of bits based on a result of comparing the sub pixel signals with a reference voltage. Each of the sub pixels is a 1-transistor (1T) pixel that detects at least one photogenerated charge and includes only one transistor. | 02-19-2015 |
| 20150062397 | IMAGE SENSOR FOR SUPPLYING A DIFFERENT VOLTAGE TO PIXELS BASED ON ILLUMINATION CHANGE, OPERATION METHOD THEREOF, AND DEVICE HAVING AN IMAGE SENSOR - An image sensor includes a pixel array including a plurality of pixels, a row driver configured to control an operation of each of the plurality of pixels, a voltage supply line connected to a reset transistor included in each of the plurality of pixels, and a voltage supply circuit which detects a signal from the voltage supply line and supplies one of a first voltage and a second voltage to the voltage supply line based on the signal from the voltage supply line. | 03-05-2015 |
| 20150189209 | CORRELATED DOUBLE SAMPLING CIRCUIT, ANALOG TO DIGITAL CONVERTER AND IMAGE SENSOR INCLUDING THE SAME - An image sensor includes a sampling circuit, which is responsive to ramp and input signals provided by a pixel array. The sampling circuit is configured to perform a correlated double sampling (CDS) operation on a reset component of the input signal and an image component of the input signal. A reset circuit is also provided, which is configured to reset an output signal generated by the sampling circuit to a first level in response to a reset control signal. This reset control signal can be active during at least one of a first reset interval and a second reset interval. The first reset interval precedes a first comparison interval during which a first comparison operation is performed on the ramp signal and the reset component. The second reset interval precedes a second comparison interval during which a second comparison operation is performed on the ramp signal and the image component. | 07-02-2015 |
| 20150195463 | IMAGE SENSOR - An image sensor includes a pixel array in which a plurality of pixels, first and second row selection lines separated from each other, and first and second column lines separated from each other are disposed and a column selecting circuit configured to connect the first and second column lines using a column selection signal. The pixel array includes a first pixel which is connected to the first row selection line and the first column line and a second pixel which is disposed in the same row as the first pixel and connected to the second row selection line and the second column line. | 07-09-2015 |
| 20150237274 | CORRELATED DOUBLE SAMPLING CIRCUIT AND IMAGE SENSOR INCLUDING THE SAME - A correlated double sampling (CDS) circuit may include a sampling circuit and a switching circuit. The CDS circuit may perform a CDS operation on a reset component of an input signal and an image component of the input signal based on a ramp signal, and the CDS circuit may generate an output signal. The switching circuit may include an auto-zero switch that connects a first input terminal receiving the input signal to an output node in response to an auto-zero control signal during an auto-zero interval. The switching circuit may connect a first terminal of the auto-zero switch to a reference voltage in order to cutoff a leakage current flowing to the auto-zero switch in response to a first boosting control signal during a first comparison interval and a second comparison interval. The output signal may be provided at the output node. | 08-20-2015 |
| 20150312461 | IMAGE SENSOR INCLUDING A PIXEL HAVING PHOTOELECTRIC CONVERSION ELEMENTS AND IMAGE PROCESSING DEVICE HAVING THE IMAGE SENSOR - An image sensor according to an example embodiment concepts includes a pixel array including pixels, and each of the pixels includes photoelectric conversion elements. The photoelectric conversion elements independently operating to detect a phase difference. The image sensor further includes a control circuit configured to independently control exposure times of each of the photoelectric conversion elements included in each of the pixels. | 10-29-2015 |
| 20160028977 | CMOS IMAGE SENSORS WITH PHOTOGATE STRUCTURES AND SENSING TRANSISTORS, OPERATION METHODS THEREOF, AND IMAGE PROCESSING SYSTEMS INCLUDING THE SAME - ACMOS image sensor includes a pixel array having a plurality of pixels. Each of the plurality of pixels includes: a photogate structure configured to be controlled based on a first gate voltage; and a sensing transistor including a charge pocket region formed in a substrate region, the sensing transistor being configured to be controlled based on a second gate voltage. Based on the first gate voltage, the photogate structure is configured to integrate charges generated in response to light incident on the substrate region. The sensing transistor is configured to adjust at least one of a threshold voltage of the sensing transistor and a current flow in the sensing transistor according to charges transferred from the photogate structure to the charge pocket region based on a difference between the first gate voltage and the second gate voltage. | 01-28-2016 |
| 20160037065 | IMAGE SENSOR AND IMAGE PROCESSING APPARATUS USING THE SAME - An image sensor senses object information and converts the sensed object information into an electrical signal. An image processing apparatus uses the image sensor. The image sensor includes a column signal line connected to output terminals of a plurality of pixel sensors, a comparator circuit configured to output a signal corresponding to a comparison result of a signal output to the column signal line and a reference signal, an ADC circuit configured to convert an analog signal corresponding to an optical signal sensed by the pixel sensor selected from the plurality of pixel sensors connected to the column signal line into digital data based on the signal output from the comparator circuit and, a load circuit connected in series to the comparator circuit between the column signal line and a ground terminal, wherein the load circuit is configured as a common load device of the plurality of pixel sensors connected to the column signal line and the comparator circuit. | 02-04-2016 |
| Patent application number | Description | Published |
|---|
| 20130099006 | ANTENNA-PRINTED CIRCUIT BOARD PACKAGE - An antenna-printed circuit board (PCB) package is provided. The antenna-PCB package includes a PCB; an antenna portion formed on an upper surface of the PCB and inside the PCB; and a radio frequency integrated circuit (RFIC) chip bonded to a lower surface of the PCB. | 04-25-2013 |
| 20130099389 | MULTILAYERED CIRCUIT TYPE ANTENNA PACKAGE - A multilayered antenna package including: a radio frequency integrated circuit (RFIC) interface layer that is configured to transmit a radio frequency (RF) signal; a first dielectric layer that is disposed on the RFIC interface layer; a coplanar waveguide layer that is disposed on the first dielectric layer and is configured to receive the RF signal transmitted by RFIC layer; a second dielectric layer disposed on the coplanar waveguide layer; and an antenna portion that is disposed on the second dielectric layer and is configured to irradiate a signal that is transmitted from the coplanar waveguide layer. | 04-25-2013 |
| 20140125526 | MULTIBAND ANTENNA AND ELECTRONIC APPARATUS HAVING THE SAME - A multiband antenna apparatus and an electronic apparatus having the multiband antenna apparatus are provided. The multiband antenna apparatus includes: a low frequency antenna which transmits and receives at least one low frequency band signal; and a high frequency antenna which transmits and receives at least one high frequency band signal, wherein the low frequency antenna includes a single wing part which emits an electric wave. | 05-08-2014 |
| 20140125541 | END FIRE ANTENNA APPARATUS AND ELECTRONIC APPARATUS HAVING THE SAME - An end fire antenna apparatus built in an electronic apparatus includes a printed circuit board (PCB), at least one main antenna built in the PCB and configured to radiate a radio wave, and a ground plate disposed on a side surface of the PCB, the ground plate being electrically isolated from the at least one main antenna. The at least one main antenna has a pillar shape uniformly extending along a thickness direction of the PCB. | 05-08-2014 |
| 20140285378 | ANTENNA, USER TERMINAL APPARATUS, AND METHOD OF CONTROLLING ANTENNA - An antenna is provided. The antenna includes a first radiator, a second radiator, a current feeder configured to supply power to at least one of the first radiator and the second radiator, and an adjuster configured to adjust transceiving directions of electromagnetic waves transmitted and received to and from the first radiator and the second radiator to be perpendicular to each other. | 09-25-2014 |
| 20140313096 | ANTENNA AND EMISSION FILTER - An antenna and emission filter are provided. The antenna includes a substrate; an emitter on a substrate wherein the emitter is configured to emit electromagnetic signals; a feeding portion connected to the emitter; and an emission filter comprising a plurality of emission filter cells formed on the substrate in order to filter a surface wave caused by the emitter, wherein each of the plurality of emission filter cells comprises an inductor pattern portion electrically connected with an adjacent emission filter cell to form an inductor; and a capacitor pattern portion distanced from the adjacent emission cell to form a capacitor. | 10-23-2014 |
| 20160043470 | Antenna Device - According to various embodiments, an antenna device may include: a board unit; a power feeding unit provided in the board unit; and radiation units connected to the power feeding unit to be fed with a power feeding signal. The radiation units may be provided to face each other within a width of the board unit along a periphery of the board unit. The device as described above may be implemented more variously according to embodiments. | 02-11-2016 |
| 20160087348 | ANTENNA DEVICE AND METHOD FOR OPERATION OF THE SAME - Provided are an antenna device and a method for operating the antenna device. The antenna device includes a horizontal polarization antenna implemented on a first layer in a multi-layer circuit board and a vertical polarization antenna implemented on a plurality of second layers that are different from the first layer in the multi-layer circuit board, in which the horizontal polarization antenna and the vertical polarization antenna are stacked spaced apart from each other at an edge of a side of the multi-layer circuit board. The antenna device and the method for operating the antenna device may be implemented variously according to embodiments. | 03-24-2016 |
| Patent application number | Description | Published |
|---|
| 20130302238 | CONTINUOUS MANUFACTURING APPARATUS AND METHOD FOR CARBON NANOTUBES HAVING GAS SEPARATION UNITS - The present invention relates to a continuous manufacturing apparatus for a carbon nanotube having gas separation units and a continuous manufacturing method for a carbon nanotube using the same, and more specifically, to a continuous manufacturing apparatus for a carbon nanotube having gas separation units and a continuous manufacturing method for a carbon nanotube using the same, in which the apparatus includes i) a reactor for synthesizing the carbon nanotube; ii) a separator for separating a mixed gas and the carbon nanotube transferred from the reactor; iii) a gas separation unit including more than one polymer membrane for removing in part or in whole of more than one component gas from the mixed gas separated; and iv) a recirculation pipe for recirculating the mixed gas without in part or in whole of the component gas to the reactor of carbon nanotube. According to the present invention, the present invention has an effect to provide the continuous manufacturing apparatus of the carbon nanotube and continuous manufacturing method using the same, in which it makes possible to perform a rapid processing; has excellent productivity and excellent conversion rate of carbon source; can significantly reduce the cost of production; can reduce energy consumption because a reactor size can be decreased as compared with capacity; and has a gas separation unit that not generate a waste gas. | 11-14-2013 |
| 20130315813 | APPARATUS AND METHOD FOR CONTINUOUSLY PRODUCING CARBON NANOTUBES - Disclosed are an apparatus and method for continuously producing carbon nanotubes. More specifically, disclosed are an apparatus for continuously producing carbon nanotubes including i) a reactor to synthesize carbon nanotubes, ii) a separator to separate a mixed gas from the carbon nanotubes transferred from the reactor, iii) a filter to remove all or part of one or more component gases from the separated mixed gas, and iv) a recirculation pipe to recirculate the filtered mixed gas to the reactor for carbon nanotubes. | 11-28-2013 |
| 20130336875 | APPARATUS AND METHOD FOR CONTINUOUSLY PRODUCING CARBON NANOTUBES - Disclosed are an apparatus and method for continuously producing carbon nanotubes. More specifically, disclosed are an apparatus for continuously producing carbon nanotubes including i) a reactor to synthesize carbon nanotubes, ii) a separator to separate a mixed gas from the carbon nanotubes transferred from the reactor, iii) a filter to remove all or part of one or more component gases from the separated mixed gas, and iv) a recirculation pipe to recirculate the filtered mixed gas to the reactor for carbon nanotubes. | 12-19-2013 |
| 20140127123 | APPARATUS AND METHOD FOR CONTINUOUSLY PRODUCING CARBON NANOTUBES - Disclosed are an apparatus and method for continuously producing carbon nanotubes. More specifically, disclosed are an apparatus for continuously producing carbon nanotubes including i) a reactor to synthesize carbon nanotubes, ii) a separator to separate a mixed gas from the carbon nanotubes transferred from the reactor, iii) a filter to remove all or part of one or more component gases from the separated mixed gas, and iv) a recirculation pipe to recirculate the filtered mixed gas to the reactor for carbon nanotubes. | 05-08-2014 |
| 20150202585 | CONTINUOUS MANUFACTURING APPARATUS AND METHOD FOR CARBON NANOTUBES HAVING GAS SEPARATION UNITS - The present invention relates to a continuous manufacturing apparatus for a carbon nanotube having gas separation units and a continuous manufacturing method for a carbon nanotube using the same. According to the present invention, the present invention has an effect to provide the continuous manufacturing apparatus of the carbon nanotube and continuous manufacturing method using the same, in which it makes possible to perform a rapid processing; has excellent productivity and excellent conversion rate of carbon source; can significantly reduce the cost of production; can reduce energy consumption because a reactor size can be decreased as compared with capacity; and a gas separation unit that not generate a waste gas. | 07-23-2015 |
| Patent application number | Description | Published |
|---|
| 20090212827 | Correlated double sampling circuit - A correlated double sampling circuit includes a first capacitor and a comparator. The first capacitor may be configured to receive a ramp signal via a first end. The comparator may be configured to receive the ramp signal and an output signal of a unit pixel circuit via a differential amplifier included in the comparator. The comparator may be also be configured to compare the output signal with the ramp signal and may be configured to directly receive the output signal of the unit pixel circuit at a first input terminal of the differential amplifier. A second input terminal of the differential amplifier is connected to a second end of the first capacitor. | 08-27-2009 |
| 20120162949 | DISPLAY APPARATUS - Provided herein is a display apparatus including a hinge having a coupling part coupled to a panel and a body part connected to the coupling part, a stand neck coupled to the body part, a main base having a fixing part, to which the hinge and the stand neck are fixed, a main board including a power board and a signal board connected to each other so as to form a two-layer stacked structure so that the power board and the signal board are mounted in a space of the main base as a single module, and a cover assembly including a middle cover to accommodate the main base, the middle cover being provided with a mounting part corresponding to the fixing part. | 06-28-2012 |
| 20130026454 | PhotoSensor And Photodiode Therefor - According to example embodiments, a photodiode includes a photoelectric layer on a first electrode, a second electrode on the photoelectric layer, and a first phosphorescence layer on the second electrode. | 01-31-2013 |
| 20140123138 | HYPERVISOR-BASED SERVER DUPLICATION SYSTEM AND METHOD AND STORAGE MEDIUM STORING SERVER DUPLICATION COMPUTER PROGRAM - Disclosed herein are a server duplication system and method and a storage medium storing a server duplication computer program. The server duplication system includes a primary server including a hypervisor including a hypervisor-based fault tolerance module and a first file system virtual machine (FS VM), and a first standby server including a hypervisor including a hypervisor-based fault tolerance module that exchanges data with a fault tolerance module provided on the hypervisor of the primary server and duplicates the primary server. The first FS VM provides a first file system that is shared by a user virtual machine (USER VM), and a buffer cache that is used in conjunction with the first file system is provided on virtual memory. The first FS VM is duplicated into the standby server using the hypervisor-based fault tolerance module of the primary server and the hypervisor-based fault tolerance module of the standby server. | 05-01-2014 |
| 20150074447 | CLUSTER SYSTEM AND METHOD FOR PROVIDING SERVICE AVAILABILITY IN CLUSTER SYSTEM - Provided is a cluster system including a first physical server having registered therein an active virtual machine; and a plurality of physical servers, wherein the plurality of physical servers comprises a second physical server having registered therein a standby virtual machine corresponding to the active virtual machine, the active virtual machine failing over to the standby virtual machine when a failure occurs in the first physical server, wherein each of the plurality of physical servers stores post-failure registration information when the failure occurs, wherein the post-failure registration information associates the active virtual machine with a physical server among the plurality of physical servers, and wherein the physical server is different from the second physical server. | 03-12-2015 |
| 20150178119 | HYPERVISOR-BASED SERVER DUPLICATION SYSTEM AND METHOD AND STORAGE MEDIUM STORING SERVER DUPLICATION COMPUTER PROGRAM - Disclosed herein are a server duplication system and method and a storage medium storing a server duplication computer program. The server duplication system includes a primary server including a hypervisor including a hypervisor-based fault tolerance module and a first file system virtual machine (FS VM), and a first standby server including a hypervisor including a hypervisor-based fault tolerance module that exchanges data with a fault tolerance module provided on the hypervisor of the primary server and duplicates the primary server. The first FS VM provides a first file system that is shared by a user virtual machine (USER VM), and a buffer cache that is used in conjunction with the first file system is provided on virtual memory. The first FS VM is duplicated into the standby server using the hypervisor-based fault tolerance module of the primary server and the hypervisor-based fault tolerance module of the standby server. | 06-25-2015 |
| 20150189061 | DUMMY TERMINAL AND MAIN BODY - Provided are a dummy terminal and a main body using wireless communication. The dummy terminal obtains speech information from a user, receives at least one of video information and audio information from the main body through short-distance wireless communication, transmits the obtained speech information to the main body, and changes at least one of the received video information and audio information to output the changed information through a display unit and/or a speaker unit. | 07-02-2015 |
| 20160066125 | SHORT-RANGE WIRELESS COMMUNICATION NODE DEVICE AND METHOD FOR ALARMING ON THE NODE DEVICE ASSEMBLING STATE - A wireless communication node device is provided. The node device includes a network adaptor configured to perform short-range wireless communication, a channel manager configured to receive channel setting information comprising information about channel member nodes through the network adaptor, and to store the received channel setting information, a channel state manager configured to update a channel state table which indicates that the node device is connected to another node device, in response to the node device being connected to the other node device through the network adaptor, and to propagate the updated connection state table via the network adaptor, and an alarm controller configured to verify a connection state between the channel member nodes by analyzing the connection state table, and to generate an alarm control signal based on the verified connection state. | 03-03-2016 |
| Patent application number | Description | Published |
|---|
| 20100069619 | STILBENE DERIVATIVES FOR ADP-RIBOSYL CYCLASE INHIBITORS - The present disclosure relates to bisphenyl compounds that are useful for inhibit the ADP-ribosyl cyclase (ADPR-cyclase). More particularly, the disclosed compounds can be used for treatment and prevention of hypertension, hypertensive cardiac hypertrophy, diabetes, and diabetic nephropathy, in which pathogenesis ADPR-cyclase is involved. The compounds and compositions of the invention can be used for treatment and prevention of cardiovascular disease and related disease states, particularly, hypertension or diabetes related disorders, such as, hypertensive cardiac hypertrophy, diabetic nephropathy, and the like. | 03-18-2010 |
| 20110281826 | STILBENE DERIVATIVES FOR ADP-RIBOSYL CYCLASE INHIBITORS - The present disclosure relates to bisphenyl compounds that are useful for inhibiting the ADP-ribosyl cyclase (ADPR-cyclase). More particularly, the disclosed compounds can be used for treatment and prevention of hypertension, hypertensive cardiac hypertrophy, diabetes, and diabetic nephropathy, in which pathogenesis ADPR-cyclase is involved. The compounds and compositions of the invention can be used for treatment and prevention of cardiovascular disease and related disease states, particularly, hypertension or diabetes related disorders, such as, hypertensive cardiac hypertrophy, diabetic nephropathy, and the like. | 11-17-2011 |
