Jackson, OR
Benedict Jackson, Beaverton, OR US
Patent application number | Description | Published |
---|---|---|
20090063826 | Quad aware Locking Primitive - A method and computer system for efficiently handling high contention locking in a multiprocessor computer system. At least some of the processors in the system are organized into a hierarchy, and process an interruptible lock in response to the hierarchy. The method utilizes two alternative methods of acquiring the lock, including a conditional lock acquisition primitive and an unconditional lock acquisition primitive, and an unconditional lock release primitive for releasing the lock from a particular processor. To prevent races between processors requesting a lock acquisition and a processor releasing the lock, a release flag is utilized. Furthermore, in order to ensure that the a processor utilizing the unconditional lock acquisition primitive is granted the lock, a handoff flag is utilized. | 03-05-2009 |
Benedict J. Jackson, Beaverton, OR US
Patent application number | Description | Published |
---|---|---|
20090043967 | Caching of information according to popularity - A system includes logic to cache at least one block in at least one cache if the block has a popularity that compares favorably to the popularity of other blocks in the cache, where the popularity of the block is determined by reads of the block from persistent storage and reads of the block from the cache. | 02-12-2009 |
20090190611 | FLOW CONTROL IN A NETWORK DEVICE - A network device includes output rate control logic having variable bandwidth and a response time constant that increases according to an amount of time that an input rate of data to the network device is evaluated by the control logic. | 07-30-2009 |
20090263141 | DUAL USE OF TEST POINT POWER MONITOR - A channel alignment system in an optical communication network includes logic to sample power of a quadrature amplitude modulation (QAM) channel at a component downstream from a QAM modulator. The system determines if the sampled channel power has a sufficient level. The system signals power control logic of the QAM modulator to adjust a gain of the sampled channel. | 10-22-2009 |
20130301659 | FLOW CONTROL IN A NETWORK DEVICE - “A process of scheduling stream packets for output from a multiplexing network device involves prioritizing the output of packets first according to stream priority, and within a particular priority, by stream ID.” | 11-14-2013 |
20130308654 | FLOW CONTROL IN A NETWORK DEVICE - A network device includes output rate control logic having variable bandwidth and a response time constant that increases according to an amount of time that an input rate of data to the network device is evaluated by the control logic. | 11-21-2013 |
Bradley A. Jackson, Hillsboro, OR US
Patent application number | Description | Published |
---|---|---|
20150277540 | POWER MANAGEMENT FOR A WEARABLE APPARATUS - Apparatus, systems, and/or methods may provide power management. An attachment portion may secure an apparatus to a user. In one example, an apparatus includes a wearable wristwatch having a wristband attachment portion. A context corresponding to a user state may be determined from context data such as, for example, sensor context data, database context data, companion context data, and/or user context data. The context may be used to specify a power mode applicable to a part of the apparatus to manage power. | 10-01-2015 |
20150280818 | TECHNIQUES FOR COMMUNICATION WITH BODY-CARRIED DEVICES - Various embodiments are directed to techniques for employing a camera to receive multiple light transmissions conveying at least identifying data from multiple body-carried devices to enable locations of those devices within a venue to be determined and transmissions to individual ones of those devices to be made. An apparatus to communicate via light transmissions includes an analysis component to analyze a set of consecutively captured frames of a portion of a venue to determine whether a light source present in at least a predetermined number of the consecutively captured frames is a light transmission from a body-carried device located within the portion of the venue, and to demodulate the light transmission to retrieve an identification (ID) data associated with the body-carried device from the light transmission; and a communications component to employ the ID data to wirelessly transmit a command to the body-carried device. Other embodiments are described and claimed. | 10-01-2015 |
Bradley Brad Jackson, Hilsboro, OR US
Patent application number | Description | Published |
---|---|---|
20150293604 | TYPING APPARATUSES, SYSTEMS, AND METHODS - Generally discussed herein are systems and apparatuses that are configured for typing. Also discussed herein are techniques of making and using the systems and apparatuses. According to an example a technique may include assigning a particular set of characters of a plurality of disjoint sets of characters to each of a plurality of character buttons, projecting the assigned set of characters on each respective character button on a display, receiving an input from a particular one of the plurality of character buttons, and transmitting a signal representative of one of the characters in the particular set of characters of the plurality of disjoint sets of characters assigned to the particular one of the plurality of character buttons in response to the input being received. | 10-15-2015 |
Bruce M. Jackson, Beaverton, OR US
Patent application number | Description | Published |
---|---|---|
20100115338 | Reliable Fault Resolution In A Cluster - A method and system for localizing and resolving a fault in a cluster environment. The cluster is configured with at least one multi-homed node, and at least one gateway for each network interface. Heartbeat messages are sent between peer nodes and the gateway in predefined periodic intervals. In the event of loss of a heartbeat message by any node or gateway, an ICMP echo is issued to each node and gateway in the cluster for each network interface. If neither a node loss not a network loss is validated in response to the ICMP echo, an application level ping is issued to determine if the fault associated with the absence of the heartbeat message is a transient error condition or an application software fault. | 05-06-2010 |
Bruce M. Jackson, Portland, OR US
Patent application number | Description | Published |
---|---|---|
20120166866 | Fault-Tolerance And Fault-Containment Models For Zoning Clustered Application Silos Into Continuous Availability And High Availability Zones In Clustered Systems During Recovery And Maintenance - A cluster recovery and maintenance technique for a server cluster having plural nodes implementing a server tier in a client-server computing architecture. A first group of N active nodes each run a software stack comprising a cluster management tier and a cluster application tier that actively provides services on behalf of one or more client applications running in a client application tier on the clients. A second group of M spare nodes each run a software stack comprising a cluster management tier and a cluster application tier that does not actively provide client application services. First and second zones in the cluster are determined in response to an active node membership change involving one or more active nodes departing from or being added to the first group as a result of an active node failing or becoming unreachable or as a result of a maintenance operation involving an active node. | 06-28-2012 |
20150278039 | HANDLING FAILED CLUSTER MEMBERS WHEN REPLICATING A DATABASE BETWEEN CLUSTERS - Data integrity is maintained during failed communications between a member node of a primary cluster and a backup cluster by assigning an assisting member node to run an assisting process that transmits data entered into the member node to the backup cluster. In this way, a replicated database is maintained during a partial communication failure between the primary cluster and the backup cluster. | 10-01-2015 |
Daniel Jackson, Madras, OR US
Patent application number | Description | Published |
---|---|---|
20140294545 | Moving Cleanout For Reciprocating Conveyor System - The invention disclosed here is a moving headboard for use in connection with a reciprocating floor slat system. It is particularly well-suited for use in connection with load-hauling trailers that have built-in reciprocating floor slat conveyors for unloading the trailer. Trailers of this kind are used in lieu of hydraulic lifts and involve inching the load off the trailer. The moving headboard sweeps the trailer floor clean during the unloading process. | 10-02-2014 |
Daniel W. Jackson, Madras, OR US
Patent application number | Description | Published |
---|---|---|
20110236168 | RECIPROCATING SLAT FOR USE ADJACENT TO TRAILER WALL - An improved outer reciprocating floor slat for use in a truck trailer or the like. The outer floor slat is located adjacent to a trailer's side wall. The floor slat has a portion that extends laterally upwardly and outwardly until it reaches the trailer's side wall at an elevation above the normal load-carrying floor elevation of the reciprocating floor slats. The upwardly extending portion facilitates material movement away from the corner region where the reciprocating floor normally intersects the trailer's side walls. | 09-29-2011 |
Daniel W. Jackson, Redmond, OR US
Patent application number | Description | Published |
---|---|---|
20080304947 | Cleanout system for a reciprocating slat conveyor - A sheet member ( | 12-11-2008 |
20090000918 | RECIPROCATING SLAT CONVEYORS - A reciprocating slat conveyor includes a plurality of side-by-side support beams ( | 01-01-2009 |
20100025193 | Conveyor slat/support beam assembly for reciprocating slat conveyor - Conveyor slats ( | 02-04-2010 |
20100213035 | Slat conveyor with fixed and movable slats - Movable conveyor slats ( | 08-26-2010 |
Darin Merle Jackson, Durham, OR US
Patent application number | Description | Published |
---|---|---|
20080301613 | DESIGNING WIRING HARNESSES - A method of designing a wiring harness using a wiring harness design tool can include allowing a first user to access and edit a first wiring harness design component in a wiring harness design workspace, allowing a second user to access and edit a second wiring harness design component in the wiring harness design workspace at least during a portion of the time that the first user is allowed to access and edit the first wiring harness design component, and displaying the first and second wiring harness design components to the first and second users during at least a portion of the time that access is allowed to the first and second users. | 12-04-2008 |
20110302549 | Wiring Harnesses - A method of designing a wiring harness using a wiring harness design tool can include allowing a first user to access and edit a first wiring harness design component in a wiring harness design workspace, allowing a second user to access and edit a second wiring harness design component in the wiring harness design workspace at least during a portion of the time that the first user is allowed to access and edit the first wiring harness design component, and displaying the first and second wiring harness design components to the first and second users during at least a portion of the time that access is allowed to the first and second users. | 12-08-2011 |
20130226531 | DESIGNING WIRING HARNESSES - A method of designing a wiring harness using a wiring harness design tool can include allowing a first user to access and edit a first wiring harness design component in a wiring harness design workspace, allowing a second user to access and edit a second wiring harness design component in the wiring harness design workspace at least during a portion of the time that the first user is allowed to access and edit the first wiring harness design component, and displaying the first and second wiring harness design components to the first and second users during at least a portion of the time that access is allowed to the first and second users. | 08-29-2013 |
Don Jackson, Corvallis, OR US
Patent application number | Description | Published |
---|---|---|
20120205547 | Method and Apparatus for the Optical Determination of Total Organic Carbon in Aqueous Streams - A method and apparatus for the measurement of total organic carbon content in an aqueous stream is disclosed. Absorbance of electromagnetic energy by the aqueous stream is measured in an optical sample cell with pulsed light at a wavelength of 190 nm±10 nm. A value of total organic carbon from the measured absorbance is calculated without absorbance or fluorescence measurement at any other wavelength. | 08-16-2012 |
Donald L. Jackson, Corvallis, OR US
Patent application number | Description | Published |
---|---|---|
20150160125 | HYBRID SPECTROPHOTOMETER WITH VARIABLE OPTICAL PATH LENGTH SAMPLING CELL AND METHOD OF USING SAME - A hybrid spectrophotometric instrument utilizing absorption and fluorescence observations requires different cell parameters for optimal performance. The ability to have an instrument with a variable optical path length with a single set of optical surfaces and one detector to reduce system variance is unique. A Zero Angle Photon Spectrometer with the additional hardware and software to support a variable path length instrument is described. | 06-11-2015 |
Doug Jackson, Klamath Falls, OR US
Patent application number | Description | Published |
---|---|---|
20150083670 | ROTATING AQUEOUS HARVESTER - An aqueous harvester is disclosed that utilizes a rotating drum having a mesh surface to collect material from a body of water. The drum is operative to rotate, typically as the drum is propelled through water by a watercraft. Material collecting on the mesh surface below the water line is rotated out of the water. The material is removed from the mesh surface by spraying pressurized water through the mesh surface into a catch trough disposed within the drum. The material is then removed from the catch trough for further processing. | 03-26-2015 |
Henry Warn Jackson, Sherwood, OR US
Patent application number | Description | Published |
---|---|---|
20100206160 | FLUID CONTROL SYSTEM FOR USE WITH A PATIENT SUPPORT APPARATUS - A fluid control system for use with a patient support apparatus is moveable from a first height to a second height. The system includes a lift arm and a substantially upright cylinder. A first end of the lift arm is pivotably coupled to a base member and a second end of the lift arm is coupled to a chair structure. The cylinder assembly has a base portion and an extendable member configured to contact and support the lift arm. The cylinder assembly includes a bypass valve having a first end in fluid contact with an upper reservoir and a second end in fluid contact with a lower reservoir. | 08-19-2010 |
20150122955 | TELESCOPING EXTENSION ARM FOR SUPPORTING A MONITOR - An arm for supporting a monitor comprises a telescoping arm assembly, a support member and a cord storage device. The telescoping arm assembly has at least first and second telescoping members telescopingly movable relative to each other, a distal end configured to support a monitor and a hollow interior through which at least one cord from the monitor can be routed. The support member is connected to the telescoping arm assembly proximally of the distal end to suspend the telescoping arm assembly. The support member is configured to extend transverse to the telescoping arm assembly and to be attached to a support surface. The cord storage device is positioned at least partially within at least one of the telescoping arm assembly or the support member. The cord storage device winds and unwinds the cord from the monitor as the first and second telescoping members are moved toward and away from each other, respectively. | 05-07-2015 |
James D. Jackson, Beaverton, OR US
Patent application number | Description | Published |
---|---|---|
20090051004 | Surface Mount Components Joined Between a Package Substrate and a Printed Circuit Board - A microelectronic package and a method of forming the package. The package includes a first level package mounted to a carrier. The first level package includes a package substrate having a die side and a carrier side; and a microelectronic die mounted on the package substrate at the die side thereof. The carrier has a substrate side, and the first level package is mounted on the carrier at the substrate side thereof. A rigid body is attached to the carrier side of the substrate at an attachment location of the substrate and to the substrate side of the carrier at an attachment location of the carrier, the attachment location of the carrier being electrically unconnected, the rigid body being configured and disposed to provide structural support between the substrate and the carrier. | 02-26-2009 |
20090109643 | THIN SEMICONDUCTOR DEVICE PACKAGE - A thin semiconductor device package, comprising a thin substrate at least one thin die coupled with the substrate and having a perimeter dimension less than that of the substrate a mold material provided at a surface of the substrate adjacent to the perimeter of the die so that a surface of the mold material is coplanar with a surface of the die, and at least one electrically conductive pathway having at least one first terminal end configured to provide electrical continuity with the conductive element and at least one second terminal end formed at a surface of the mold material, the pathway extending from the first terminal end to the second terminal end. | 04-30-2009 |
20090310320 | Low profile solder grid array technology for printed circuit board surface mount components - A standoff contact array is disposed between a mounting substrate of a flip-chip package and a board. The standoff contact array is formable by mating a low-profile solder bump on the mounting substrate with a low-profile solder paste on the board. Thereafter, the standoff contact array is formed by reflowing the low-profile solder paste on the board against the low-profile solder bump on the mounting substrate. | 12-17-2009 |
20100061056 | Mainboard assembly including a package overlying a die directly attached to the mainboard - Disclosed are embodiments of a system-level assembly including an integrated circuit (IC) die directly attached to a mainboard. An IC die directly attached to a mainboard or other circuit board may be referred to as a direct-chip attach (DCA) die. A package is disposed over at least a portion of the DCA die and coupled with the mainboard. The package includes one or more other IC die disposed on a substrate. Other embodiments are described and claimed. | 03-11-2010 |
20120224331 | LOW PROFILE SOLDER GRID ARRAY TECHNOLOGY FOR PRINTED CIRCUIT BOARD SURFACE MOUNT COMPONENTS - A standoff contact array is disposed between a mounting substrate of a flip-chip package and a board. The standoff contact array is formable by mating a low-profile solder bump on the mounting substrate with a low-profile solder paste on the board. Thereafter, the standoff contact array is formed by reflowing the low-profile solder paste on the board against the low-profile solder bump on the mounting substrate. | 09-06-2012 |
Jeffrey R. Jackson, Newberg, OR US
Patent application number | Description | Published |
---|---|---|
20140310707 | CROSS-FUNCTION VIRTUALIZATION OF A TELECOM CORE NETWORK - In the present disclosure, functions associated with the central office of an evolved packet core network are co-located onto a computer platform or sub-components through virtualized function instances. This reduces and/or eliminates the physical interfaces between equipment and permits functional operation of the evolved packet core to occur at a network edge. | 10-16-2014 |
Michael D. Jackson, Salem, OR US
Patent application number | Description | Published |
---|---|---|
20100093536 | CONTROL OF GRASSY WEEDS WITH VINYLGLYCINES AND VINYLGLYCINE-PRODUCING ORGANISMS - The present disclosure concerns specific herbicide molecules, herbicidal compositions comprising the molecules and the bacterial strains that produce certain of these molecules, and methods of using these molecules and bacterial strains to control grassy weeds and other sensitive weed species. | 04-15-2010 |
20100189798 | CONTROL OF ERWINIA AMYLOVORA WITH VINYLGLYCINES AND BACTERIA THAT PRODUCE VINYLGLYCINES - This disclosure relates to methods of controlling | 07-29-2010 |
Michael J. Jackson, Portland, OR US
Patent application number | Description | Published |
---|---|---|
20130154016 | TIN DOPED III-V MATERIAL CONTACTS - Techniques are disclosed for forming transistor devices having reduced parasitic contact resistance relative to conventional devices. The techniques can be implemented, for example, using a metal contact such as one or more metals/alloys on silicon or silicon germanium (SiGe) source/drain regions. In accordance with one example embodiment, an intermediate tin doped III-V material layer is provided between the source/drain and contact metal to significantly reduce contact resistance. Partial or complete oxidation of the tin doped layer can be used to further improve contact resistance. In some example cases, the tin doped III-V material layer has a semiconducting phase near the substrate and an oxide phase near the metal contact. Numerous transistor configurations and suitable fabrication processes will be apparent in light of this disclosure, including both planar and non-planar transistor structures (e.g., FinFETs, nanowire transistors, etc), as well as strained and unstained channel structures. | 06-20-2013 |
20150054031 | TIN DOPED III-V MATERIAL CONTACTS - Techniques are disclosed for forming transistor devices having reduced parasitic contact resistance relative to conventional devices. The techniques can be implemented, for example, using a metal contact such as one or more metals/alloys on silicon or silicon germanium (SiGe) source/drain regions. In accordance with one example embodiment, an intermediate tin doped III-V material layer is provided between the source/drain and contact metal to significantly reduce contact resistance. Partial or complete oxidation of the tin doped layer can be used to further improve contact resistance. In some example cases, the tin doped III-V material layer has a semiconducting phase near the substrate and an oxide phase near the metal contact. Numerous transistor configurations and suitable fabrication processes will be apparent in light of this disclosure, including both planar and non-planar transistor structures (e.g., FinFETs, nanowire transistors, etc), as well as strained and unstrained channel structures. | 02-26-2015 |
20150069473 | TRANSISTOR FABRICATION TECHNIQUE INCLUDING SACRIFICIAL PROTECTIVE LAYER FOR SOURCE/DRAIN AT CONTACT LOCATION - Techniques are disclosed for transistor fabrication including a sacrificial protective layer for source/drain (S/D) regions to minimize contact resistance. The sacrificial protective layer may be selectively deposited on S/D regions after such regions have been formed, but prior to the deposition of an insulator layer on the S/D regions. Subsequently, after contact trench etch is performed, an additional etch process may be performed to remove the sacrificial protective layer and expose a clean S/D surface. Thus, the sacrificial protective layer can protect the contact locations of the S/D regions from contamination (e.g., oxidation or nitridation) caused by insulator layer deposition. The sacrificial protective layer can also protect the S/D regions from undesired insulator material remaining on the S/D contact surface, particularly for non-planar transistor structures (e.g., finned or nanowire/nanoribbon transistor structures). | 03-12-2015 |
Riley W. Jackson, Portland, OR US
Patent application number | Description | Published |
---|---|---|
20090019185 | Non Main CPU/OS Based Operational Environment - A computing system is described that includes a main system bus that remains active while said computing system operates within a non main CPU/OS based operational state. The computing system also includes a controller that operates functional tasks while the computing system is within the non main CPU/OS based operational state. The computing system also includes an I/O unit coupled to the main system bus that remains active while the computing system operates within the non main CPU/OS based operational state. | 01-15-2009 |
20120210036 | NON MAIN CPU/OS BASED OPERATIONAL ENVIRONMENT - A computing system is described that includes a main system bus that remains active while said computing system operates within a non main CPU/OS based operational state. The computing system also includes a controller that operates functional tasks while the computing system is within the non main CPU/OS based operational state. The computing system also includes an I/O unit coupled to the main system bus that remains active while the computing system operates within the non main CPU/OS based operational state. | 08-16-2012 |
20130346664 | NON MAIN CPU/OS BASED OPERATIONAL ENVIRONMENT - A computing system is described that includes a main system bus that remains active while said computing system operates within a non main CPU/OS based operational state. The computing system also includes a controller that operates functional tasks while the computing system is within the non main CPU/OS based operational state. The computing system also includes an I/O unit coupled to the main system bus that remains active while the computing system operates within the non main CPU/OS based operational state. | 12-26-2013 |
20150228290 | NON MAIN CPU/OS BASED OPERATIONAL ENVIRONMENT - A computing system is described that includes a main system bus that remains active while said computing system operates within a non main CPU/OS based operational state. The computing system also includes a controller that operates functional tasks while the computing system is within the non main CPU/OS based operational state. The computing system also includes an I/O unit coupled to the main system bus that remains active while the computing system operates within the non main CPU/OS based operational state. | 08-13-2015 |
Robert L. Jackson, Lake Oswego, OR US
Patent application number | Description | Published |
---|---|---|
20120279864 | PROCESS FOR ELECTROPLATING METALS INTO MICROSCOPIC RECESSED FEATURES - Several techniques are described for reducing or mitigating the formation of seams and/or voids in electroplating the interior regions of microscopic recessed features. Cathodic polarization is used to mitigate the deleterious effects of introducing a substrate plated with a seed layer into an electroplating solution. Also described are diffusion-controlled electroplating techniques to provide for bottom-up filling of trenches and vias, avoiding thereby sidewalls growing together to create seams/voids. A preliminary plating step is also described that plates a thin film of conductor on the interior surfaces of features leading to adequate electrical conductivity to the feature bottom, facilitating bottom-up filling. | 11-08-2012 |
Sam Jackson, Portland, OR US
Patent application number | Description | Published |
---|---|---|
20140282545 | SYSTEM AND METHOD FOR GENERIC PRODUCT WIRING IN A VIRTUAL ASSEMBLY BUILDER ENVIRONMENT - Described herein is a system and method for generic product wiring in a cloud environment. In accordance with an embodiment, a virtual assembly builder can be used to virtualize installed components in a reference environment, and then deploy those components into another destination environment. A user can capture the configuration and binaries of software components into software appliance artifacts, which can be grouped and their relationships defined as software assembly artifacts. In accordance with an embodiment, a generic product introspector plugin allows users to specify at introspection, during creation of a virtual assembly, one or more metadata properties to be exposed for editing and configuration by scripts, during a subsequent rehydration of the virtual assembly. The properties exposed for editing and configuration by scripts can be used during instantiation of an instance of the assembly to define one or more inputs and outputs for the instance. | 09-18-2014 |
Thomas B. Jackson, Portland, OR US
Patent application number | Description | Published |
---|---|---|
20080284059 | Process for applying a thermal barrier coating to a ceramic matrix composite - A method of bonding an insulation layer ( | 11-20-2008 |
20090081033 | Stacked Lamellae Ceramic Gas Turbine Ring Segment Component - A gas turbine ring segment ( | 03-26-2009 |
Thomas Barrett Jackson, Portland, OR US
Patent application number | Description | Published |
---|---|---|
20100032875 | Processing method for solid core ceramic matrix composite airfoil - A method of processing solid core ceramic matrix composite articles. The method improves the physical characteristics of the article by forming the airfoil using a co-processing method wherein a refractory ceramic is cast against a preformed ceramic matrix composite (CMC) shell. In one aspect, the shell is continuous to help prevent delaminations. In another aspect, the shell is open. In one embodiment, the article includes a split line. The split line helps the article to be less susceptible to damage caused from internal strain. | 02-11-2010 |
20110050516 | RADOMES, AIRCRAFT AND SPACECRAFT INCLUDING SUCH RADOMES, AND METHODS OF FORMING RADOMES - Radomes include an outer wall having a first average thickness and an inner wall having a second average thickness that is different from the first average thickness. At least a major portion of the inner wall is separated from at least a major portion of the outer wall by a space therebetween. The outer wall may comprise a layer of ceramic matrix composite (CMC) material. Aircraft and spacecraft include such radomes. Methods of forming radomes include forming an outer wall having a first average thickness, forming an inner wall having a different second average thickness, and coupling together the inner wall and the outer wall in such a manner as to provide a space between at least a major portion of the outer wall and at least a major portion of the inner wall. | 03-03-2011 |
20140200130 | METHODS OF FORMING CERAMIC MATRIX COMPOSITE STRUCTURES, AND RELATED SYSTEMS, APPARATUSES, AND CERAMIC MATRIX COMPOSITE STRUCTURES - A method of forming a ceramic matrix composite structure. The method comprises forming at least one prepregged composite material comprising a ceramic fiber preform and a pre-ceramic matrix slurry. The at least one prepregged composite material is placed over at least one surface of a tool using an advanced fiber placement apparatus to form an at least partially uncured composite material structure. The at least partially uncured composite material structure is exposed at least to elevated temperatures to convert the at least partially uncured composite material structure into a ceramic matrix composite structure. A system for forming a ceramic matrix composite structure, an advanced fiber placement apparatus, and a ceramic matrix composite structure are also described. | 07-17-2014 |
Thomas W. Jackson, Beaverton, OR US
Patent application number | Description | Published |
---|---|---|
20110047834 | Article of Footwear with Cleat Members - An article of footwear including three cleat member sets is disclosed. A first cleat member set is tuned to provide maximum traction on soft natural grass. A second cleat member set is tuned to provide maximum traction on firm natural grass. A third cleat member set is tuned to provide maximum traction on artificial turf. The sizes, material properties and arrangement of each cleat member set is varied. | 03-03-2011 |
William Arthur Jackson, Portland, OR US
Patent application number | Description | Published |
---|---|---|
20140075427 | SYSTEM AND METHOD FOR PATCHING JAVA CLOUD SERVICES FOR USE WITH A CLOUD COMPUTING ENVIRONMENT - A system and method for patching Java cloud services for use with a cloud computing environment. In accordance with an embodiment, a cloud environment, such as Oracle Public Cloud (OPC), includes a Java cloud services (JCS) infrastructure, which allows a suite of software applications, middleware, and database offerings to be delivered to customers in a self-service, elastically scalable manner. Over time, it may become necessary to update one or more of the deployed services. In accordance with an embodiment, services can be patched using a two phase approach. During an offline phase, patches are used to update shared components, such as middleware volumes, without disrupting any currently running Java services. Subsequently, during an online phase, patched components are enabled on all Java service hosts, and any necessary domain update/upgrade operations are invoked. | 03-13-2014 |