Patent application number | Description | Published |
20080303568 | Clock distribution network supporting low-power mode - A clock distribution network locks a local clock signal to a reference clock signal using a first feedback loop associated with a synchronization circuit (e.g., a PLL or a DLL). The local clock signal can then be selectively distributed to a plurality of clock destination nodes via a clock network. Clock distribution may be disabled as needed to save power. The first feedback loop is active irrespective of whether clock distribution is enabled. The delay through the clock network may drift due to temperature and supply-voltage fluctuations, which introduces phase errors in the distributed clock signals. A second feedback loop is activated when clock distribution is enabled to compensate for this drift. | 12-11-2008 |
20090195350 | Situationally Aware and Self-Configuring Electronic Data And Communication Device - A self-configuring wearable electronic data and communication device comprising a self-contained module comprising means for self-configuring based on a user's activity and context an operational mode in a plurality of operational modes, wherein the self contained module further comprises intelligent situational awareness derived from at least one of pre-programmed criteria, a sensing ability, a user-specified lifestyle theme, a communication functionality, an accessory, and a user motion pattern. The self-contained module further comprises a display, a processor, a memory, and a battery, and is capable of configuring itself according to an accessory to which it is attached or connected. | 08-06-2009 |
20090198924 | Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device - Systems, among other embodiments, include topologies (data and/or control/address information) between an integrated circuit buffer device (that may be coupled to a master, such as a memory controller) and a plurality of integrated circuit memory devices. For example, data may be provided between the plurality of integrated circuit memory devices and the integrated circuit buffer device using separate segmented (or point-to-point link) signal paths in response to control/address information provided from the integrated circuit buffer device to the plurality of integrated circuit buffer devices using a single fly-by (or bus) signal path. An integrated circuit buffer device enables configurable effective memory organization of the plurality of integrated circuit memory devices. The memory organization represented by the integrated circuit buffer device to a memory controller may be different than the actual memory organization behind or coupled to the integrated circuit buffer device. The buffer device segments and merges the data transferred between the memory controller that expects a particular memory organization and actual memory organization. | 08-06-2009 |
20090199130 | User Interface Of A Small Touch Sensitive Display For an Electronic Data and Communication Device - A method and apparatus for receiving an input by a user on an interactive touchscreen display based, electronic data and communication device, the input comprising a contact gesture, which further comprises touchscreen single or multiple simultaneous contacts. The contact gestures are classified as primary, secondary, tertiary, universal and non-universal contact gestures. The method further includes performing an operation or entering an operational mode based on the user input. | 08-06-2009 |
20090319719 | System Having A Controller Device, A Buffer Device And A Plurality Of Memory Devices - A system comprises a controller device, an integrated circuit buffer device and a first and second memory device. A first plurality of signal lines is coupled to the controller device. A second plurality of signal lines is coupled to the first memory device and the integrated circuit buffer device. The second plurality of signal lines carries first address information from the integrated circuit buffer device to the first memory device. A third plurality of signal lines is coupled to the first memory device and the integrated circuit buffer device. The third plurality of signal lines carries first control information from the integrated circuit buffer device to the first memory device. A first signal line is coupled to the first memory device and the integrated circuit buffer device. The first signal line carries a first signal from the integrated circuit buffer device to the first memory device. The first signal synchronizes communication of the first control information from the integrated circuit buffer device to the first memory device. | 12-24-2009 |
20090322370 | Method And Apparatus For Test And Characterization Of Semiconductor Components - A method and apparatus for testing and characterizing circuits is provided. In one embodiment, a high-speed interface of a semiconductor component includes high-speed test circuitry. The high-speed test circuitry obviates the need for an external high-speed testing system for testing and characterization. In one embodiment, the high-speed test circuitry includes a test pattern generation circuit, and various differential comparators to compare low bandwidth reference signals with interface signals during testing and characterization. In one embodiment, an interface that includes the test circuitry can test itself or another interface. In one embodiment, a timing reference signal decouples the individual parameters of two interfaces testing each other to avoid any errors introduced by the combination of individual interface circuit parameters, such as receiver parameters and transmitter parameters. The testing can be performed at the wafer stage, at the component stage, and in a system. | 12-31-2009 |
20100060549 | METHOD AND SYSTEM FOR DYNAMICALLY GENERATING DIFFERENT USER ENVIRONMENTS WITH SECONDARY DEVICES WITH DISPLAYS OF VARIOUS FORM FACTORS - Exemplary embodiments of methods and systems that dynamically generate different user environments from a handheld device for secondary devices with displays of various form factors are described. In one embodiment, a method includes generating a user environment for the handheld device; auto-detecting a configuration of the secondary device over an interface; generating at least a part of a different second user environment based on the configuration of the secondary device; transmitting the second user environment over the interface; and displaying at least a part of the second user environment on the second display. | 03-11-2010 |
20100060572 | DISPLAY DEVICE FOR INTERFACING WITH A HANDHELD COMPUTER DEVICE THAT DYNAMICALLY GENERATES A DIFFERENT USER ENVIRONMENT FOR THE DISPLAY DEVICE - A secondary device is described comprising a display and an interface in which communication is established with a handheld device with its own display and user environment, wherein the secondary device provides its configuration to the handheld device over the interface and receives a second user environment from the handheld device over the interface. In one embodiment, the secondary device with display receives the second user environment, which includes a graphical user interface that is different than the user environment and graphical user interface of the handheld device, and displays the second user environment at least partially on the second display. | 03-11-2010 |
20100064228 | EXPANDABLE SYSTEM ARCHITECTURE COMPRISING A HANDHELD COMPUTER DEVICE THAT DYNAMICALLY GENERATES DIFFERENT USER ENVIRONMENTS WITH SECONDARY DEVICES WITH DISPLAYS OF VARIOUS FORM FACTORS - An expandable system architecture comprising a self-configuring handheld device that dynamically generates different user environments with secondary devices with displays of various form factors is described. In one embodiment, the handheld device includes an operating system, a user environment, which includes a graphical user interface generated by the operating system, and a display that displays at least a portion of the user environment. The handheld device also has an interface that communicates with a secondary device with a second display, wherein the operating system enables a different second user environment, which in one embodiment includes a different second graphical user interface, that is transmitted across the interface for display at least partially on the second display based upon a configuration of the secondary device. | 03-11-2010 |
20100146199 | Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device - Systems, among other embodiments, include topologies (data and/or control/address information) between an integrated circuit buffer device (that may be coupled to a master, such as a memory controller) and a plurality of integrated circuit memory devices. For example, data may be provided between the plurality of integrated circuit memory devices and the integrated circuit buffer device using separate segmented (or point-to-point link) signal paths in response to control/address information provided from the integrated circuit buffer device to the plurality of integrated circuit buffer devices using a single fly-by (or bus) signal path. An integrated circuit buffer device enables configurable effective memory organization of the plurality of integrated circuit memory devices. The memory organization represented by the integrated circuit buffer device to a memory controller may be different than the actual memory organization behind or coupled to the integrated circuit buffer device. The buffer device segments and merges the data transferred between the memory controller that expects a particular memory organization and actual memory organization. | 06-10-2010 |
20110228614 | Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device - Systems, among other embodiments, include topologies (data and/or control/address information) between an integrated circuit buffer device (that may be coupled to a master, such as a memory controller) and a plurality of integrated circuit memory devices. For example, data may be provided between the plurality of integrated circuit memory devices and the integrated circuit buffer device using separate segmented (or point-to-point link) signal paths in response to control/address information provided from the integrated circuit buffer device to the plurality of integrated circuit buffer devices using a single fly-by (or bus) signal path. An integrated circuit buffer device enables configurable effective memory organization of the plurality of integrated circuit memory devices. The memory organization represented by the integrated circuit buffer device to a memory controller may be different than the actual memory organization behind or coupled to the integrated circuit buffer device. The buffer device segments and merges the data transferred between the memory controller that expects a particular memory organization and actual memory organization. | 09-22-2011 |
20120184242 | Methods and Systems for Enhancing Wireless Coverage - Described are methods, devices, and systems to provide enhanced wireless coverage for wireless mobile stations by facilitating centralized authentication for a variety of unrelated networks. The mobile stations can then access Internet and telephony resources via the various networks for improved coverage and bandwidth. Some embodiments support the extension of network coverage using wireless-access points that can be partitioned into multiple virtual access points, one associated with an enterprise and another with an overlay network that facilitates mobile communication over multiple networks. One physical access point can support an enterprise network using one virtual access point and the overlay network using another. Users unaffiliated with an enterprise can access the overlay network via the enterprise's physical access point without gaining access to the enterprise network. | 07-19-2012 |
20120221902 | BIT-REPLACEMENT TECHNIQUE FOR DRAM ERROR CORRECTION - The disclosed embodiments provide a dynamic memory device, comprising a set of dynamic memory cells and a set of replacement dynamic memory cells. The set of replacement dynamic memory cells includes data cells which contain replacement data bits for predetermined faulty cells in the set of dynamic memory cells, and address cells which contain address bits identifying the faulty cells, wherein each data cell is associated with a group of address cells that identify an associated faulty cell in the set of dynamic memory cells. The dynamic memory device also includes a remapping circuit, which remaps a faulty cell in the set of dynamic memory cells to an associated replacement cell in the set of replacement cells. | 08-30-2012 |
20120327726 | Methods and Circuits for Dynamically Scaling DRAM Power and Performance - A memory system supports high-performance and low-power modes. The memory system includes a memory core and a core interface. The memory core employs core supply voltages that remain the same in both modes. Supply voltages and signaling rates for the core interface may be scaled down to save power. Level shifters between the memory core and core interface level shift signals as needed to accommodate the signaling voltages used by the core interface in the different modes. | 12-27-2012 |
20130032950 | Techniques for Interconnecting Stacked Dies Using Connection Sites - An integrated circuit die includes conductive connection sites located at least on a surface of the integrated circuit die within a contiguous region thereof. The integrated circuit also includes a core circuit located outside the contiguous region. The core circuit is coupled to at least one of the connection sites. | 02-07-2013 |
20130033946 | FREQUENCY-AGILE STROBE WINDOW GENERATION - The disclosed embodiments relate to components of a memory system that support frequency-agile strobe enable window generation during read accesses. In specific embodiments, this memory system contains a memory controller which includes a timing circuit to synchronize a timing-enable signal with a timing signal returned from a read path, wherein the timing signal includes a delay from the read path. In some embodiments, the timing circuit further comprises two calibration loops. The first calibration loop tracks the timing-enable signal with respect to a cycle-dependent delay in the delay, wherein the cycle-dependent delay depends on a frequency of the strobe signal. The second calibration loop tracks the timing-enable signal with respect to a cycle-independent delay in the delay, wherein the cycle-independent delay does not depend on the frequency of the strobe signal. In some embodiments, the first calibration loop and the second calibration loop are cascaded. | 02-07-2013 |
20140052834 | PORTABLE UNIVERSAL PERSONAL STORAGE, ENTERTAINMENT, AND COMMUNICATION DEVICE - A method for synchronizing configuration states of a portable device across a plurality of computing platforms comprises associating a plurality of computing device platforms in a plurality of computing device types with a plurality of synchronization protocols; identifying a type of first computing device via a network; identifying a synchronization protocol associated with the computing device platform in the identified computing device; sending a configuration state from the portable device to the first computing device according to the identified synchronization protocol, and updating the configuration state according to user input on the first computing device; receiving an updated configuration state from the first computing device; translating the updated configuration state to a data format used by a second computing device platform in a second computing device; and storing the updated configuration state and the translated updated configuration state on the portable device. | 02-20-2014 |
20140223068 | Memory System Topologies Including A Buffer Device And An Integrated Circuit Memory Device - Systems, among other embodiments, include topologies (data and/or control/address information) between an integrated circuit buffer device (that may be coupled to a master, such as a memory controller) and a plurality of integrated circuit memory devices. For example, data may be provided between the plurality of integrated circuit memory devices and the integrated circuit buffer device using separate segmented (or point-to-point link) signal paths in response to control/address information provided from the integrated circuit buffer device to the plurality of integrated circuit buffer devices using a single fly-by (or bus) signal path. An integrated circuit buffer device enables configurable effective memory organization of the plurality of integrated circuit memory devices. The memory organization represented by the integrated circuit buffer device to a memory controller may be different than the actual memory organization behind or coupled to the integrated circuit buffer device. The buffer device segments and merges the data transferred between the memory controller that expects a particular memory organization and actual memory organization. | 08-07-2014 |
20140289574 | DRAM RETENTION TEST METHOD FOR DYNAMIC ERROR CORRECTION - A method of operation in an integrated circuit (IC) memory device is disclosed. The method includes refreshing a first group of storage rows in the IC memory device at a first refresh rate. A retention time for each of the rows is tested. The testing for a given row under test includes refreshing at a second refresh rate that is slower than the first refresh rate. The testing is interruptible based on an access request for data stored in the given row under test. | 09-25-2014 |
20140293710 | Data Transmission Using Delayed Timing Signals - An integrated circuit includes a delay circuit and first and second interface circuits. The delay circuit delays a first timing signal by an internal delay to generate an internal timing signal. The first interface circuit communicates data to an external device in response to the internal timing signal. The second interface circuit transmits an external timing signal for capturing the data in the external device. An external delay is added to the external timing signal in the external device to generate a delayed external timing signal. The delay circuit sets the internal delay based on a comparison between the delayed external timing signal and a calibration signal transmitted by the first interface circuit. | 10-02-2014 |
20140293725 | MEMORY WITH REFRESH LOGIC TO ACCOMODATE LOW-RETENTION STORAGE ROWS - An apparatus is disclosed that includes a memory controller chip and memory chips packaged with the memory controller chip. Each memory chip includes normal-retention storage rows that exhibit retention times greater or equal to a first time interval, and having been tested to generate information identifying low-retention storage rows that exhibit retention times less than the first time interval. Refresh logic refreshes the normal-retention storage rows at a first refresh rate corresponding to the first time interval, and refreshes each low-retention storage row at a second refresh rate that is greater than the first refresh rate. | 10-02-2014 |
20140351629 | MEMORY REPAIR METHOD AND APPARATUS BASED ON ERROR CODE TRACKING - A memory module is disclosed that includes a substrate, a memory device that outputs read data, and a buffer. The buffer has a primary interface for transferring the read data to a memory controller and a secondary interface coupled to the memory device to receive the read data. The buffer includes error logic to identify an error in the received read data and to identify a storage cell location in the memory device associated with the error. Repair logic maps a replacement storage element as a substitute storage element for the storage cell location associated with the error. | 11-27-2014 |
20150033044 | Methods and Circuits for Dynamically Scaling DRAM Power and Performance - A memory system supports high-performance and low-power modes. The memory system includes a memory core and a core interface. The memory core employs core supply voltages that remain the same in both modes. Supply voltages and signaling rates for the core interface may be scaled down to save power. Level shifters between the memory core and core interface level shift signals as needed to accommodate the signaling voltages used by the core interface in the different modes. | 01-29-2015 |