Chun
Chun Chen, Boise, ID US
Patent application number | Description | Published |
---|---|---|
20090046508 | Programming methods for multi-level flash EEPROMs - A method is provided for programming a memory cell of an electrically erasable programmable read only memory. The memory cell is fabricated on a substrate and comprises a source region, a drain region, a floating gate, and a control gate. The memory cell has a threshold voltage selectively configurable into one of at least three programming states. The method includes generating a drain current between the drain region and the source region by applying a drain-to-source bias voltage between the drain region and the source region. The method further includes injecting hot electrons from the drain current to the floating gate by applying a gate voltage to the control gate. A selected threshold voltage for the memory cell corresponding to a selected one of the programming states is generated by applying a selected constant drain-to-source bias voltage and a selected gate voltage. | 02-19-2009 |
20100142273 | PROGRAMMING METHODS FOR MULTI-LEVEL MEMORY DEVICES - A method is provided for programming a memory cell. The memory cell is fabricated on a substrate and comprises a source region, a drain region, a floating gate, and a control gate. The memory cell has a threshold voltage selectively configurable into one of at least three programming states. The method includes generating a drain current between the drain region and the source region by applying a drain-to-source bias voltage between the drain region and the source region. The method further includes injecting hot electrons from the drain current to the floating gate by applying a gate voltage to the control gate. A selected threshold voltage for the memory cell corresponding to a selected one of the programming states is generated by applying a different selected gate voltage. | 06-10-2010 |
Chun Chen, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20130244202 | QUICK DENTAL IMPLANT KIT - A quick dental implant kit includes a fixture having an upper fine thread portion, a lower coarse thread portion and a diameter gradually reducing in direction from the top side toward the bottom side and exhibiting a long arc-shaped contour, and a drill bit having a shank connectable to and rotatable by a dental handpiece and a stepped cutter body formed integral with the bottom end of the shank and defining a plurality of stepped cutting edges for drilling a stepped hole in a jawbone of a patient for the implant of the fixture. Each stepped cutting edge defines at least five steps and at least four risers alternatively connected in a longitudinal series to fit the long arc-shaped contour of the fixture. | 09-19-2013 |
Chun Chen, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100207191 | METHOD AND DEVICE EMPLOYING POLYSILICON SCALING - A memory and method of manufacture employing word line scaling. A layered stack, including a charge trapping component and a core polysilicon layer, is formed on a core section and a peripheral section of a substrate. A portion of the layered stack, including the core polysilicon layer is then removed from the peripheral section. A peripheral polysilicon layer, which is thicker than the core polysilicon layer of the layered stack, is next formed on the layered stack and the peripheral section. The layered stack is then isolated from the peripheral polysilicon layer by removing a portion of the peripheral polysilicon layer from the core section, and polysilicon lines are patterned in the isolated layered stack. | 08-19-2010 |
20110220981 | NON-VOLATILE FINFET MEMORY DEVICE AND MANUFACTURING METHOD THEREOF - Methods for fabricating an electronic device and electronic devices therefrom are provided. A method includes forming one or more masking layers on a semiconducting surface of a substrate and forming a plurality of dielectric isolation features and a plurality of fin-type projections using the masking layer. The method also includes processing the masking layers and the plurality of fin-type projections to provide an inverted T-shaped cross-section for the plurality of fin-type projections that includes a distal extension portion and a proximal base portion. The method further includes forming a plurality of bottom gate layers on the distal extension portion and forming a plurality of control gate layers on the plurality of dielectric isolation features and the plurality of bottom gate layers. | 09-15-2011 |
20110221006 | NAND ARRAY SOURCE/DRAIN DOPING SCHEME - An electronic device includes a substrate having isolation features defining active regions coextending over a surface of the substrate. The device also includes coextending line patterns crossing over the active regions, including string and ground selection lines and word lines between the string and ground selection lines. The device further includes first implant regions of a first conductivity type in the active regions between the word lines and having a first carrier concentration. The device further includes second implant regions of the first conductivity type in the active regions between edge ones of the word lines and an adjacent one of the string selection line and the ground selection line. In the device, the second implant region includes a low doping portion abutting the edge word lines and a high doping portion spaced from the edge word line by the low doping portion and having a second carrier concentration greater than the first carrier concentration. | 09-15-2011 |
20110233647 | METHODS FOR FORMING A MEMORY CELL HAVING A TOP OXIDE SPACER - Methods for fabricating a semiconductor memory cell that has a spacer layer are disclosed. A method includes forming a plurality of source/drain regions in a substrate where the plurality of source/drain regions are formed between trenches, forming a first oxide layer above the plurality of source/drain regions and in the trenches, forming a charge storage layer above the oxide layer and separating the charge storage layer in the trenches where a space is formed between separated portions of the charge storage layer. The method further includes forming a spacer layer to fill the space between the separated portions of the charge storage layer and to rise a predetermined distance above the space. A second oxide layer is formed above the charge storage layer and the spacer layer and a polysilicon layer is formed above the second oxide layer. | 09-29-2011 |
20120056260 | METHOD AND DEVICE EMPLOYING POLYSILICON SCALING - A memory and method of manufacture employing word line scaling. A layered stack, including a charge trapping component and a core polysilicon layer, is formed on a core section and a peripheral section of a substrate. A portion of the layered stack, including the core polysilicon layer is then removed from the peripheral section. A peripheral polysilicon layer, which is thicker than the core polysilicon layer of the layered stack, is next formed on the layered stack and the peripheral section. The layered stack is then isolated from the peripheral polysilicon layer by removing a portion of the peripheral polysilicon layer from the core section, and polysilicon lines are patterned in the isolated layered stack. | 03-08-2012 |
20120139023 | METHOD AND APPARATUS FOR NAND MEMORY WITH RECESSED SOURCE/DRAIN REGION - A method and apparatus for a flash memory is provided. A NAND flash memory array includes a cell body, a first selective gate, and a first edge line. The cell body includes recessed doped source/drain region between the first selective gate and the first edge word line. | 06-07-2012 |
20120168847 | MEMORY WITH EXTENDED CHARGE TRAPPING LAYER - A memory array includes a plurality of bit lines and a plurality of word lines, a gate region, and a charge trapping layer. The charge trapping layer is wider than a word line; the charge trapping layer is extended beyond the edge of the gate region to facilitate capturing and removing charges. | 07-05-2012 |
20120181591 | NON-VOLATILE FINFET MEMORY ARRAY AND MANUFACTURING METHOD THEREOF - An electronic device includes a substrate with a semiconducting surface having a plurality of fin-type projections coextending in a first direction through a memory cell region and select gate regions. The electronic device further includes a dielectric isolation material disposed in spaces between the projections. In the electronic device, the dielectric isolation material in the memory cell regions have a height less than a height of the projections in the memory cell regions, and the dielectric isolation material in the select gate regions have a height greater than or equal to than a height of the projections in the select gate regions. The electronic device further includes gate features disposed on the substrate within the memory cell region and the select gate regions over the projections and the dielectric isolation material, where the gate features coextend in a second direction transverse to the first direction. | 07-19-2012 |
20120181601 | METHODS FOR FORMING A MEMORY CELL HAVING A TOP OXIDE SPACER - Methods for fabricating a semiconductor memory cell that has a spacer layer are disclosed. A method includes forming a plurality of source/drain regions in a substrate where the plurality of source/drain regions are formed between trenches, forming a first oxide layer above the plurality of source/drain regions and in the trenches, forming a charge storage layer above the oxide layer and separating the charge storage layer in the trenches where a space is formed between separated portions of the charge storage layer. The method further includes forming a spacer layer to fill the space between the separated portions of the charge storage layer and to rise a predetermined distance above the space. A second oxide layer is formed above the charge storage layer and the spacer layer and a polysilicon layer is formed above the second oxide layer. | 07-19-2012 |
20140148001 | NON-VOLATILE FINFET MEMORY DEVICE AND MANUFACTURING METHOD THEREOF - Methods for fabricating an electronic device and electronic devices therefrom are provided. A method includes forming one or more masking layers on a semiconducting surface of a substrate and forming a plurality of dielectric isolation features and a plurality of fin-type projections using the masking layer. The method also includes processing the masking layers and the plurality of fin-type projections to provide an inverted T-shaped cross-section for the plurality of fin-type projections that includes a distal extension portion and a proximal base portion. The method further includes forming a plurality of bottom gate layers on the distal extension portion and forming a plurality of control gate layers on the plurality of dielectric isolation features and the plurality of bottom gate layers. | 05-29-2014 |
20140167128 | Memory Gate Landing Pad Made From Dummy Features - Embodiments described herein generally relate to landing gate pads for contacts and manufacturing methods therefor. A bridge is formed between two features to allow a contact to be disposed, at least partially, on the bridge. Landing the contact on the bridge avoids additional manufacturing steps to create a target for a contact. | 06-19-2014 |
20140167135 | Process Charging Protection for Split Gate Charge Trapping Flash - A semiconductor device and method of making such device is presented herein. The semiconductor device includes a plurality of memory cells, a plurality of p-n junctions, and a metal trace of a first metal layer. Each of the plurality of memory cells includes a first gate disposed over a first dielectric, a second gate disposed over a second dielectric and adjacent to a sidewall of the first gate, a first doped region in the substrate adjacent to the first gate, and a second doped region in the substrate adjacent to the second gate. The plurality of p-n junctions are electrically isolated from the doped regions of each memory cell. The metal trace extends along a single plane between a via to the second gate of at least one memory cell in the plurality of memory cells, and a via to a p-n junction within the plurality of p-n junctions. | 06-19-2014 |
20140167137 | High Voltage Gate Formation - Embodiments described herein generally relate to methods of manufacturing charge-trapping memory by patterning the high voltage gates before other gates are formed. One advantage of such an approach is that a thin poly layer may be used to form memory and low voltage gates while protecting high voltage gates from implant penetration. One approach to accomplishing this is to dispose the layer of poly, and then dispose a mask and a thick resist to pattern the high voltage gates. In this manner, the high voltage gates are formed before either the low voltage gates or the memory cells. | 06-19-2014 |
20140167139 | Integrated Circuits With Non-Volatile Memory and Methods for Manufacture - Semiconductor devices and the manufacture of such semiconductor devices are described. According to various aspects of the disclosure, a semiconductor device can include a memory region, a first logic region, and a second logic region. A select gate can be formed in the memory region of the device and a first logic gate formed in the logic region. A charge trapping dielectric can then be disposed and removed from a second logic region. A gate conductor layer can then be disposed on the device and etched to define a memory gate on the sidewall of the select gate and a second logic gate in the second logic region. | 06-19-2014 |
20140167140 | Memory First Process Flow and Device - Semiconductor devices and methods of manufacturing such devices are described herein. According to embodiments, a semiconductor device includes a memory gate disposed in a first region of the semiconductor device. The memory gate may include a first gate conductor layer disposed over a charge trapping dielectric. A select gate may be disposed in the first region of the semiconductor device adjacent to a sidewall of the memory gate. A sidewall dielectric may be disposed between the sidewall of the memory gate and the select gate. Additionally, the device may include a logic gate disposed in a second region of the semiconductor device that comprises the first gate conductor layer. | 06-19-2014 |
20140167141 | Charge Trapping Split Gate Embedded Flash Memory and Associated Methods - Semiconductor devices and methods of manufacturing such devices are described herein. According to embodiments, the semiconductor device can be made by forming an dielectric layer at a first region and at a second region of a semiconductor substrate. A gate conductor layer is disposed over the dielectric formed in the first and the second regions of the semiconductor substrate, and the second region is masked. A split gate memory cell is formed in the first region of the semiconductor substrate with a first gate length. The first region is then masked, and the second region is etched to define a logic gate that has a second gate length. The first and second gate lengths can be different. | 06-19-2014 |
20140167142 | Use Disposable Gate Cap to Form Transistors, and Split Gate Charge Trapping Memory Cells - A semiconductor device and method of making such device is presented herein. The method includes disposing a gate layer over a dielectric layer on a substrate and further disposing a cap layer over the gate layer. A first transistor gate is defined having an initial thickness substantially equal to a combined thickness of the cap layer and the gate layer. A first doped region is formed in the substrate adjacent to the first transistor gate. The cap layer is subsequently removed and a second transistor gate is defined having a thickness substantially equal to the thickness of the gate layer. Afterwards, a second doped region is formed in the substrate adjacent to the second transistor gate. The first doped region extends deeper in the substrate than the second doped region, and a final thickness of the first transistor gate is substantially equal to the thickness of the second transistor gate. | 06-19-2014 |
20140167220 | THREE DIMENSIONAL CAPACITOR - Integrated capacitor structures and methods for fabricating same are provided. In an embodiment, the integrated capacitor structures exploit the capacitance that can be formed in a plane that is perpendicular to that of the substrate, resulting in three-dimensional capacitor structures. This allows for integrated capacitor structures with higher capacitance to be formed over relatively small substrate areas. Embodiments are suitable for use by charge pumps and can be fabricated to have more or less capacitance as desired by the application. | 06-19-2014 |
20140170843 | Charge Trapping Split Gate Device and Method of Fabricating Same - Embodiments provide a split gate device, methods for fabricating a split gate device, and integrated methods for fabricating a split gate device and a periphery device. In an embodiment, the split gate device is a charge trapping split gate device, which includes a charge trapping layer. In another embodiment, the split gate device is a non-volatile memory cell, which can be formed according to embodiments as standalone or embedded with a periphery device. | 06-19-2014 |
20140332876 | HIGH VOLTAGE GATE FORMATION - Embodiments described herein generally relate to methods of manufacturing charge-trapping memory by patterning the high voltage gates before other gates are formed. One advantage of such an approach is that a thin poly layer may be used to form memory and low voltage gates while protecting high voltage gates from implant penetration. One approach to accomplishing this is to dispose the layer of poly, and then dispose a mask and a thick resist to pattern the high voltage gates. In this manner, the high voltage gates are formed before either the low voltage gates or the memory cells. | 11-13-2014 |
20140370698 | Non-Volatile Finfet Memory Array and Manufacturing Method Thereof - An electronic device includes a substrate with a semiconducting surface having a plurality of fin-type projections coextending in a first direction through a memory cell region and select gate regions. The electronic device further includes a dielectric isolation material disposed in spaces between the projections. In the electronic device. the dielectric isolation material in the memory cell regions have a height less than a height of the projections in the memory cell regions, and the dielectric isolation material in the select gate regions have a height greater than or equal to than a height of the projections in the select gate regions. The electronic device further includes gate features disposed on the substrate within the memory cell region and the select gate regions over the projections and the dielectric isolation material, where the gate features coextend in a second direction transverse to the first direction. | 12-18-2014 |
20150031197 | Integrated Circuits with Non-Volatile Memory and Methods for Manufacture - Semiconductor devices and the manufacture of such semiconductor devices are described. According to various aspects of the disclosure, a semiconductor device can include a memory region, a first logic region, and a second logic region. A select gate can be formed in the memory region of the device and a first logic gate formed in the logic region. A charge trapping dielectric can then be disposed and removed from a second logic region. A gate conductor layer can then be disposed on the device and etched to define a memory gate on the sidewall of the select gate and a second logic gate in the second logic region. | 01-29-2015 |
20150108562 | Three-Dimensional Charge Trapping NAND Cell with Discrete Charge Trapping Film - A three-dimensional charge trap semiconductor device is constructed with alternating insulating and gate layers stacked over a substrate. During the manufacturing process, a channel hole is formed in the stack and the gate layers are recessed from the channel hole. Using the recessed topography of the gate layers, a charge trap layer can be deposited on the sidewalls of the channel hole and etched, leaving individual discrete charge trap layer sections in each recess. Filling the channel hole with channel material effectively provides a three-dimensional semiconductor device having individual charge trap layer sections for each memory cell. | 04-23-2015 |
20150179817 | Gate Formation Memory by Planarization - Semiconductor devices and methods of producing the devices are disclosed. The devices are formed by forming a gate structure on a substrate. The gate structure includes a charge trapping dielectric formed between the substrate and a first poly layer. A top dielectric is formed over the poly layer and a sidewall dielectric is formed on a side of the poly layer. A second poly layer is formed over the gate structure such that a portion of the second poly layer includes a vertical portion that is in contact with the sidewall dielectric and a top portion that is in contact with the top dielectric. The top portion of the second poly layer can then be removed through, for instance, planarization. | 06-25-2015 |
20150187891 | Formation of Gate Sidewall Structure - A semiconductor device having a gate stack on a substrate is disclosed. The gate stack may include a mask layer disposed over a first gate conductor layer. The first gate conductor layer may be laterally etched beneath the mask layer to create an overhanging portion of the mask layer. A sidewall dielectric can be formed on the sidewall of the first gate conductor layer beneath the overhanging portion of the mask layer. A sidewall structure layer can be formed adjacent to the sidewall dielectric and beneath the overhanging portion of the mask layer. The mask layer can be removed. The first gate conductor layer can be used to form a memory gate and the sidewall structure layer can be used to form a select gate. | 07-02-2015 |
20150194537 | MULTI-LAYER INTER-GATE DIELECTRIC STRUCTURE - A semiconductor device having a first gate stack on a substrate is disclosed. The first gate stack may include a first gate conductor over a first gate dielectric structure. A dielectric structure can be formed over the first gate stack and the substrate. The dielectric structure layer can include four or more layers of two or more dielectric films disposed in an alternating manner. The dielectric structure can be selectively etched to form an inter-gate dielectric structure. A second gate conductor can be formed over a second gate dielectric structure, adjacent to the inter-gate dielectric structure. A dielectric layer can be formed over the substrate, the first and second gate conductors, and the inter-gate dielectric structure. The first gate conductor may be used to make a memory gate and the second gate conductor can be used to make a select gate of a split-gate memory cell. | 07-09-2015 |
20150287812 | Use Disposable Gate Cap to Form Transistors, and Split Gate Charge Trapping Memory Cells - A semiconductor device and method of making such device is presented herein. The method includes disposing a gate layer over a dielectric layer on a substrate and further disposing a cap layer over the gate layer. A first transistor gate is defined having an initial thickness substantially equal to a combined thickness of the cap layer and the gate layer. A first doped region is formed in the substrate adjacent to the first transistor gate. The cap layer is subsequently removed and a second transistor gate is defined having a thickness substantially equal to the thickness of the gate layer. Afterwards, a second doped region is formed in the substrate adjacent to the second transistor gate. The first doped region extends deeper in the substrate than the second doped region, and a final thickness of the first transistor gate is substantially equal to the thickness of the second transistor gate. | 10-08-2015 |
20160035576 | SPLIT-GATE SEMICONDUCTOR DEVICE WITH L-SHAPED GATE - A semiconductor device having a substrate, a dielectric layer over the substrate, a first gate conductor, an inter-gate dielectric structure and a second gate conductor is disclosed. A gate dielectric structure is disposed between the first gate conductor and the dielectric layer, and may include two or more dielectric films disposed in an alternating manner. The inter-gate dielectric structure may be disposed between the first gate conductor and the second gate conductor, and may include two or more dielectric films disposed in an alternating manner. The second gate conductor is formed in an L shape such that the second gate has a relatively low aspect ratio, which allows for a reduction in spacing between adjacent gates, while maintaining the required electrical isolation between the gates and contacts that may subsequently be formed. | 02-04-2016 |
20160111292 | CHARGE TRAPPING SPLIT GATE EMBEDDED FLASH MEMORY AND ASSOCIATED METHODS - Semiconductor devices and methods of manufacturing such devices are described herein. According to embodiments, the semiconductor device can be made by forming a dielectric layer at a first region and at a second region of a semiconductor substrate. A gate conductor layer is disposed over the dielectric formed in the first and the second regions of the semiconductor substrate, and the second region is masked. A split gate memory cell is formed in the first region of the semiconductor substrate with a first gate length. The first region is then masked, and the second region is etched to define a logic gate that has a second gate length. The first and second gate lengths can be different. | 04-21-2016 |
Chun Chien, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20160135085 | Compression Method Featuring Dynamic Coding for Wireless Communication in Wireless Networks - A compression method featuring dynamic coding for wireless communication in wireless network is used to transmit a packet to clients. An access point (AP) divides a packet into several chunks all having a fixed length, sorts repetition frequencies of all the chunks, and encodes the repeated chunks with Huffman codes. Before transmitting the packet, AP divides the packet into chunks and determines whether there are chunks having been encoded, and transmits the encoded packet and the codes thereof to a specified client and other clients within coverage of transmission. After receiving the encoded packets, the client decodes the encoded packets to recover the original ones. The other clients also store the repeated chunks and the codes thereof The information of the Huffman codes of the repeated chunks needn't be transmitted every time for different clients since other clients may overhear the Huffman codes not intended to send to them. | 05-12-2016 |
Chun Choi, Suwon-Si KR
Patent application number | Description | Published |
---|---|---|
20090085204 | Wafer-level package and method of manufacturing the same - Provided is a wafer-level package including a wafer-level semiconductor chip having a plurality of integrated circuits (ICs) and pads formed on the top surface thereof; a molding material of which the outer portion is supported by the top surface of the semiconductor chip such that a cavity is provided on the semiconductor chip; and a conducive member filled in a plurality of vias which are formed in arbitrary positions of the molding material so as to pass through the molding material, the conductive member being connected to the pads. | 04-02-2009 |
Chun Du, Brighton, MA US
Patent application number | Description | Published |
---|---|---|
20140014501 | Dual Absorber Electrodes - Dual absorber electrodes are disclosed. In some embodiments, a dual absorber electrode includes a first absorber material, such as silicon, having a first bandgap, and a second absorber material, such as hematite, deposited on a surface of the first absorber material, the second absorber material having a second bandgap larger than the first bandgap of the first absorber. In some embodiments, the dual absorber electrodes of the present embodiment may be utilized in an electrolytic cell for water splitting. | 01-16-2014 |
Chun Fan, Johns Creek, GA US
Patent application number | Description | Published |
---|---|---|
20110080197 | APPARATUS AND METHODS FOR POWER QUALITY MEASUREMENT - A method for measuring characteristics of a power line signal having a fundamental frequency is provided. The method includes estimating the fundamental frequency of the power line signal, and generating a sampling clock that is substantially synchronized to the estimated fundamental power line frequency. The power line signal is sampled with the substantially synchronized sampling clock to generate data samples that include one or more substantially complete cycles of the power line signal. The data samples are processed to detect zero crossings of the power line signal, and the detected zero crossings are used to calculate an r.m.s. voltage of the power line signal measured over one full cycle, commencing at a zero crossing, and refreshed each half-cycle. Other aspects are also provided. | 04-07-2011 |
20120310569 | METHODS AND APPARATUS FOR MEASURING THE FUNDAMENTAL FREQUENCY OF A LINE SIGNAL - The present invention provides methods, apparatus, and systems of measuring frequency. The invention includes sampling a first number of full cycles of a signal at a rate based on a nominal frequency of the signal; converting the samples to digital samples; processing the digital samples to identify a first pair of digital samples with each one disposed on either side of a first zero-crossing and a second pair of digital samples with each one disposed on either side of a last full cycle zero-crossing; interpolating the first pair of digital samples and the second pair of digital samples to determine a position of the first and last zero-crossings relative to each other in time; and calculating a fundamental frequency of the signal based on the first number of full cycles sampled and the relative position of the first and last zero-crossings. Numerous additional aspects are disclosed. | 12-06-2012 |
Chun Fan, Duluth, GA US
Patent application number | Description | Published |
---|---|---|
20090218980 | AC Motor Controller - A system, method, and device for monitoring an AC induction motor are disclosed. The exemplary system provides the architecture of an intelligent motor controller. On one hand, the controller has self-commission and adaptive tuning capability and can provide smooth start and stop for motor driven systems. On the other hand, the controller can provide fault detection, power metering, and history data logging, to ensure motor operates under optimal conditions. The exemplary system may have one or more sensors for monitoring characteristics of the AC induction motor and producing one or more inputs from the characteristics. | 09-03-2009 |
Chun Feng, Beijing CN
Patent application number | Description | Published |
---|---|---|
20160130885 | CONNECTION STRUCTURE BETWEEN PIPE BODY AND STEEL JOINT OF ALUMINUM ALLOY DRILL PIPE - The present disclosure provides a connection structure between an aluminum alloy drill pipe body and a steel joint of an aluminum alloy drill pipe, including a first joint at an end of the aluminum alloy pipe body and a steel second joint; wherein the first joint includes a first external threaded section and a second external threaded section provided from outside to inside thereof, and a major diameter of the first external threaded section is smaller than that of the second external threaded section; and wherein the second joint includes a first internal threaded section which is able to be fitted with the first external threaded section and a second internal threaded section which is able to be fitted with the second external threaded section, and a pitch diameter of the second external threaded section is larger than that of the second internal threaded section. | 05-12-2016 |
Chun Gao, Tianjin CN
Patent application number | Description | Published |
---|---|---|
20130068987 | VALVE TRIM APPARATUS HAVING A CAVITY TO RECEIVE CONTAMINATES FROM A SEALING SURFACE - A valve trim apparatus comprises a valve seat ( | 03-21-2013 |
20130193360 | Valve Trim Assembly and Flow Control Valve Including the Valve Trim Assembly - A flow control valve includes an inlet, an outlet, and defines a fluid flow path. A valve seat is disposed within a valve body, and a valve plug in the valve body is surrounded by a cage. An exterior surface of the valve plug includes a plurality of notch sets, each notch set spaced apart from an adjacent notch set along the longitudinal axis, and the cage is disposed within the valve body and arranged to retain the valve seat, with an interior of the cage including a plurality of annular recesses. The annular recesses are spaced apart along the longitudinal axis, and the cage includes a plurality of apertures forming a portion of the fluid flow path. The notch sets and the recesses are arranged to form a plurality of turns in the fluid flow path when the valve plug is shifted toward the open position. | 08-01-2013 |
20130313464 | Method of Joining a Ceramic Plug Tip and a Steel Support Member Using a Threaded Joint and an Adhesive - A valve plug assembly includes a support member having a support member body having a first end and a second end. A stem bore adapted to receive a valve stem may extend axially inward from the second end, and a mating protrusion may extend axially outward from the first end. The valve plug assembly also includes a plug tip having a first end and a second end, and a plug surface adapted to engage a valve seat is disposed adjacent to the first end. A mating bore may extend axially inward from the second end, and the mating protrusion may be received into the mating bore such that a threaded portion of the mating protrusion engages a threaded portion of the mating bore. Additionally, an adhesive bonds the threaded portion of the mating protrusion to the threaded portion of the mating bore. | 11-28-2013 |
Chun He, Dongyang CN
Patent application number | Description | Published |
---|---|---|
20090012328 | Process for preparing bupropion hydrochloride - This invention described a synthesis method of bupropion hydrochloride. m-chloropropiophenone was brominated directly with bromine, then aminated with t-butylamine and finally reacted with HCl to obtain crude product of bupropion hydrochloride. Pure product was obtained after recrystallization. This method is convenient and suitable for commercial manufacturing because of low cost of production, high yield, less byproducts and being environmental friendly. | 01-08-2009 |
Chun Hsu, Tu-Cheng TW
Patent application number | Description | Published |
---|---|---|
20110029544 | MEDIA LIST SERVER AND METHOD FOR GENERATING FAVORITE MEDIA LIST - A media list server communicating with a plurality of media database servers and a client device comprises a receiving module, a storing module, a recording module, a determining module, a calculating module and a list generating module. The receiving module receives a user identification information and vote information. The storing module stores properties of the media and weights of the properties. The recording module records the vote information. The determining module determines whether a user has logged in for the first time according to the user identification information, and determines a popularity of each media according to the vote information. The calculating module calculates similarities of the media according to the properties and weights of the properties. The list generating module generates the favorite media list according to the popularity and the similarities of the media. | 02-03-2011 |
20110067043 | SYSTEM AND METHOD FOR PROVIDING ADVERTISING-ON-DEMAND - A TV advertisement server (TA server) and method of providing advertising-on-demand includes a TV, a set-top-box (STB) connected with the TV, and connected with the STB. When the STB sends a request to download a TA list, the TA server sends the TA list to the STB for a user selecting one or more desired TV advertisements. The TA server may generate a new TA list according to the selection and acquire the selected TV advertisements from a storage device. The acquired TV advertisements may be transmitted to the STB and broadcasted on the TV. | 03-17-2011 |
20110096842 | VIDEO DECODING DEVICE AND METHOD - A video decoding method includes receiving video data and transforming the video data from a Huffman tree to at least one full tree and at least one one-side tree. One microcode corresponding to the video coding standard that has encoded the received video data is read where a format of the read microcode is determined. The method further includes reading video data from the transformed video data according to the consuming length of the read microcode if the format of the read microcode is a leaf, and decoding the read video data according to the decoding field of the read microcode to output a decoding result. | 04-28-2011 |
20120047543 | COMMUNICATION DEVICE AND METHOD FOR ESTABLISHING VIDEO COMMUNICATION - A method for establishing a video communication using a communication device includes sending local audio signals to the remote communication device, receiving response audio signals from the remote communication device. The method further includes controlling the local UPnP set-top box to send local video signals to the remote UPnP set-top box according to the IP address of the remote UPnP set-top box, controlling the local UPnP set-top box to receive response video signals from the remote UPnP set-top box. | 02-23-2012 |
20120144442 | RESIDENTIAL GATEWAY AND METHOD FOR REDUCING CHANNEL ZAPPING TIME - A method for reducing channel zapping time is executed by a residential gateway. The method comprises predicting the next channel the client device will request and storing the most recent I-frames of each channel adjacent to the current channel in the same frequency band into a buffer. While a current channel is tuned by one tuner, using the other tuner for locking onto the frequency of the predicted channel if the predicted channel and the current channel are not in the same frequency band. If the prediction is correct, the total channel zapping time is reduced by saving tuner locking time. If the predicted channel and the current channel are in the same frequency band and the prediction is correct, the total channel zapping time is reduced by presenting the stored I-frame immediately. | 06-07-2012 |
Chun Hu, Shenyang City CN
Patent application number | Description | Published |
---|---|---|
20130096112 | FURO[3,2-G]CHROMENE COMPOUNDS AND USES THEREOF - Disclosed are furo[3,2-g]chromene derivatives represented by formula (I), stereoisomers, pharmaceutically acceptable salts, and pharmaceutical compositions thereof, as well as uses thereof as estrogen receptor modulators. | 04-18-2013 |
Chun Huang, Shenzhen City CN
Patent application number | Description | Published |
---|---|---|
20140119318 | MULTI-CARRIER TERMINAL SCHEDULING METHOD AND CHANNEL QUALITY INFORMATION SENDING METHOD AND SYSTEM - A multi-carrier terminal scheduling method and system are provided. The method includes, when accessing a network in an uplink, a multi-carrier terminal sending an uplink access request to a base station through an Enhanced Dedicated Channel Random Access Uplink Control Channel (E-RUCCH) over a carrier where a main frequency point selected by a wireless network controller for the multi-carrier terminal is located, and the base station scheduling the multi-carrier terminal through an Enhanced Dedicated Channel Absolute Grant Channel (E-AGCH). The system includes an access request transmission module located in the multi-carrier terminal and a scheduling module located in the base station for use in performing the method. | 05-01-2014 |
Chun Huang, Zhuhai City, Guangdong CN
Patent application number | Description | Published |
---|---|---|
20160123635 | Oil Return Method for Multi-Split Air Conditioner in Heating - An oil return method for multi-split air conditioner in heating comprises steps of: S1, adjusting operation frequency f0 of a compressor ( | 05-05-2016 |
Chun Huang, Taipei County TW
Patent application number | Description | Published |
---|---|---|
20090180224 | ESD PROTECTION DESIGN FOR LOW CAPACITANCE SPECIFICATION - An ESD protection circuit with low capacitance, which utilizes ESD protection design for low capacitance specification, includes: an ESD detection circuit, coupled between a first voltage source and a second voltage source, for detecting an ESD voltage to generate a trigger signal; and an ESD protection device, having an end coupled to one of the first voltage source and the second voltage source, and another end coupled to a pad, wherein the ESD protection device performs an ESD protection according to the trigger signal. | 07-16-2009 |
20100098600 | PLASMA SYSTEM - A plasma system for generating a plasma is generated. The plasma system includes a tube, a positive electrode and a negative electrode. The tube has a plasma jet opening, a first end surface and a second end surface. The plasma jet opening penetrates the wall of the tube. The plasma passes through the plasma jet opening and is emitted to the outside of the tube. The positive electrode has a side surface facing and adjacent to the tube. The negative electrode is separated from the positive electrode by a first predetermined distance. The negative electrode has a negative electrode side surface facing and adjacent to the tube. The first positive electrode and the first negative electrode are disposed between the first end surface and the second end surface, and a portion of the plasma jet opening is disposed between the positive electrode and the negative electrode. | 04-22-2010 |
20100148797 | ESD DETECTION CIRCUIT AND RELATED METHOD THEREOF - An electro-static discharge (ESD) detection circuit is provided. The ESD detection circuit includes: a first power pad for receiving a first supply voltage; a second power pad for receiving a second supply voltage; an RC circuit having an impedance component coupled between the first power pad and a first terminal and having an capacitive component coupled between the first terminal and a second terminal, wherein the second terminal is not directly connected to the second supply voltage; a trigger circuit couples to the first power pad, the second power pad, and the RC circuit, for generating an ESD trigger signal according to a voltage level at the first terminal and a voltage level at the second terminal, and a bias circuit coupled between the first power pad and the second power pad for providing a bias voltage to the second terminal. | 06-17-2010 |
Chun Huang, Arlington Heights, IL US
Patent application number | Description | Published |
---|---|---|
20150021597 | Photopatternable Materials and Related Electronic Devices and Methods - The present polymeric materials can be patterned with relatively low photo-exposure energies and are thermally stable, mechanically robust, resist water penetration, and show good adhesion to metal oxides, metals, metal alloys, as well as organic materials. In addition, these polymeric materials can be solution-processed (e.g., by spin-coating), and can exhibit good chemical (e.g., solvent and etchant) resistance in the cured form. | 01-22-2015 |
20150056553 | Photopatternable Materials and Related Electronic Devices and Methods - The present inorganic-organic hybrid materials can be patterned with relatively low photo-exposure energies and are thermally stable, mechanically robust, resist water penetration, and show good adhesion to metal oxides, metals, metal alloys, as well as organic materials. The present materials can be solution-processed (e.g., by spin-coating), and can exhibit good chemical (e.g., solvent and etchant) resistance in the cured form. | 02-26-2015 |
Chun Huang, Shenzhen CN
Patent application number | Description | Published |
---|---|---|
20130286989 | METHOD AND SYSTEM FOR TRANSMITTING SERVICE DATA - The disclosure discloses a method and a system for transmitting service data, in the method, User Equipment (UE) in the state of Cell Forward Access Channel (CELL_FACH) establishing Radio Resource Control (RRC) connection with the base station, the UE monitoring High Speed Shared Control Channel (HS-SCCH), acquiring control information for establishing High Speed Downlink Shared Channel (HS-DSCH) on the HS-SCCH, establishing HS-DSCH by adopting the control information and performing transmission of service data with the base station on the HS-DSCH. With the technical scheme of the disclosure, service data can be transmitted at a high speed (for example, “Always on” service data) and user experience can be effectively improved. | 10-31-2013 |
20140086196 | Method, system for transmitting traffic data over a paging channel and user equipment - The disclosure provides a method for transmitting traffic data over a paging channel, comprising: determining, by a network side, that a user equipment (UE) has a capability of transmitting a paging channel (PCH) beared on a High Speed-Physical Downlink Shared Channel (HS-PDSCH); informing, by the network side, the UE of information of a traffic control information bearer channel through a paging identifier, when the UE is in a PCH state; listening, by the UE, for the traffic control information bearer channel; and receiving, by the UE, the traffic data on a traffic channel indicated by the traffic control information. The disclosure provides a system and a UE for transmitting traffic data over a paging channel. The solution in the disclosure allow the UE to be still able to transmit data with highspeed when in the PCH state, so as to avoid the complex process in the conventional art, to reduce signaling cost and traffic delay and to improve user experience. | 03-27-2014 |
Chun Jiang, Belmont, CA US
Patent application number | Description | Published |
---|---|---|
20090163587 | ESTER PRODRUGS OF PROSTRATIN AND RELATED PHORBOL COMPOUNDS - Ester prodrugs of phorbol compounds for the treatment of viral infections, neoplastic diseases, inflammatory reactions, and use as analgesics, wherein the phorbol compounds are derivatized with a -x-o-c(o)-R′ group linked to the 6-carbon of the phorbol residue. | 06-25-2009 |
20110251421 | Ester Prodrugs of Prostratin and Related Phorbol Compounds - The present disclosure provides analogs and derivatives of phorbol compounds for the treatment of viral infections, neoplastic diseases, inflammatory reactions, and use as analgesics. | 10-13-2011 |
Chun Jiang, Hillsborough, CA US
Patent application number | Description | Published |
---|---|---|
20150045336 | TAZOBACTAM AND CEFTOLOZANE ANTIBIOTIC COMPOSITIONS - This disclosure provides pharmaceutical compositions comprising ceftolozane, pharmaceutical compositions comprising ceftolozane and tazobactam, methods of making those compositions, and related methods and uses of these compositions. | 02-12-2015 |
20150150883 | CEFTOLOZANE-TAZOBACTAM PHARMACEUTICAL COMPOSITIONS - Pharmaceutical compositions can include ceftolozane lyophilized in the absence of tazobactam. | 06-04-2015 |
20160000921 | CEFTOLOZANE ANTIBIOTIC COMPOSITIONS - This disclosure provides pharmaceutical compositions comprising ceftolozane, pharmaceutical compositions comprising ceftolozane and tazobactam, methods of preparing those compositions, and related methods and uses of these compositions. | 01-07-2016 |
Chun Jiang, Shanghai City CN
Patent application number | Description | Published |
---|---|---|
20130038509 | METHOD FOR COORDINATING TABLET COMPUTER WITH AT LEAST ONE OTHER TABLET COMPUTER TO PLAY AUDIO/VIDEO FILE AND PLAYING SYSTEM USING THE SAME - A method for coordinating a tablet computer with at least one other tablet computer to play an audio/video file and a playing system using the same are proposed. The method includes: establishing a wireless connection between a tablet computer acting as a master computer and at least one other tablet computer acting as a slave computer; the master computer generating an arrangement signal at least according to an arrangement of positions of the tablet computers; the master computer generating at least two divisional signals according to the arrangement signal and an audio/video file, each corresponding to a portion of video frame in the audio/video file; the master computer transmitting the divisional signals to the slave computer to enable the master computer and the slave computer to respectively display the portion of video frame corresponding to the divisional signals; and the master computer transmitting a synchronizing signal to the slave computer. | 02-14-2013 |
Chun Kang, Yeongi-Gun KR
Patent application number | Description | Published |
---|---|---|
20140011260 | POL I PROMOTER DERIVED FROM VERO CELLS AND RECOMBINANT VECTOR CONTAINING SAME - The present invention relates to a pol I promoter derived from Vero cells and a recombinant vector containing the same. When the pol I promoter derived from Vero cells according to the present invention is utilized, viruses can be manufactured efficiently, and consequently, the manufacture of both seasonal influenza vaccine and pandemic vaccine can be prepared more quickly to usefully address either situation. | 01-09-2014 |
Chun Kit Chan US
Patent application number | Description | Published |
---|---|---|
20130170417 | Distributed low-power monitoring system - A distributed wireless monitoring system with low-power remote sensors includes data encoding/compression at sensors to reduce power use from transmission and storage (where the compact data representation is decoded after upload), event activated operation/data logging, remote configuration of event triggering thresholds and correlation templates, distributed processing capabilities, and sensor clock synchronization from a network time service. | 07-04-2013 |
Chun Kong, Hong Kong CN
Patent application number | Description | Published |
---|---|---|
20150344085 | MAGNETICALLY COUPLED ACCESSORY FOR A SELF-PROPELLED DEVICE - A system comprising a self-propelled device and an accessory device. The self-propelled device includes a spherical housing, and a drive system provided within the spherical housing to cause the self-propelled device to roll. When the self-propelled device rolls, the self-propelled device and the accessory device magnetically interact to maintain the accessory device in contact with a top position of the spherical housing relative to an underlying surface on which the spherical housing is rolling on. | 12-03-2015 |
Chun Kong, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20160090133 | MAGNETICALLY COUPLED ACCESSORY FOR A SELF-PROPELLED DEVICE - A system comprising a self-propelled device and an accessory device. The self-propelled device includes a spherical housing, and a drive system provided within the spherical housing to cause the self-propelled device to roll. When the self-propelled device rolls, the self-propelled device and the accessory device magnetically interact to maintain the accessory device in contact with a top position of the spherical housing relative to an underlying surface on which the spherical housing is rolling on. | 03-31-2016 |
20160101741 | SELF PROPELLED DEVICE WITH MAGNETIC COUPLING - A self-propelled device includes a spherical housing and an internal drive system including one or more motors. The internal drive system acts to provide power to an interior surface of the spherical housing, thereby causing the self-propelled device to move. A biasing assembly can be included to enable the internal drive system to continuously engage an inner surface of the spherical housing. An external accessory magnetically interacts with interior magnetic components through the spherical housing such that as the self-propelled device rotates and maneuvers, the accessory component maintains a positional relationship to a top portion of the self-propelled device. | 04-14-2016 |
Chun Liang, N.t. HK
Patent application number | Description | Published |
---|---|---|
20150099712 | METHOD AND COMPOUNDS FOR INHIBITING THE MCM COMPLEX AND THEIR APPLICATION IN CANCER TREATMENT - A method for treating cancer by using an agent which is capable of inhibiting the functionality of the MCM complex, a heterohexameric ring formed from six subunits, in the process of DNA replication and a method of screening for such agents by detecting the locations and functions of the MCM subunits, such as hMcm2 and hMcm6, in cells treated with candidate compounds. | 04-09-2015 |
Chun Lin, Taipei City TW
Patent application number | Description | Published |
---|---|---|
20140270218 | WIRELESS ELECTRONIC STETHOSCOPE - A wireless electronic stethoscope device is disclosed. The wireless electronic stethoscope device includes a pen-shaped main body; a sensor module for data collection; a processor module to coordinate operation of electronic stethoscope modules; a wireless communication module to transmit and receive digital and analog data; a power module including a battery for storing energy; a control module to communicate information and receive operational commands. | 09-18-2014 |
Chun Lin, Ewing, NJ US
Patent application number | Description | Published |
---|---|---|
20140110691 | HETEROLEPTIC IRIDIUM CARBENE COMPLEXES AND LIGHT EMITTING DEVICE USING THEM - Novel heteroleptic iridium carbene complexes are provided, which contain phenyl imidazole moieties. In particular, ligands containing 2,4,6-trisubstituted N-phenyl imidazole fragments have highly desirable properties that make them suitable materials for use in OLED devices. | 04-24-2014 |
20140131687 | HETEROLEPTIC IRIDIUM CARBENE COMPLEXES AND LIGHT EMITTING DEVICE USING THEM - Novel heteroleptic iridium carbene complexes are provided. The complexes have lower-than expected sublimation temperatures, which is beneficial for the processing of these materials in solid state applications. Selective substitution of the ligands provides for phosphorescent compounds that are suitable for use in a variety of OLED devices. The carbene complexes can also be used as materials in a hole blocking layer and/or an electron transport layer to improve device performance. | 05-15-2014 |
20140175408 | HETEROLEPTIC IRIDIUM CARBENE COMPLEXES AND LIGHT EMITTING DEVICE USING THEM - Novel heteroleptic iridium carbene complexes are provided, which contain at least two different carbene ligands. Selective substitution of the carbene ligands provides for phosphorescent compounds hat are suitable for use in a variety of OLED devices. | 06-26-2014 |
20160104847 | NOVEL COMPOUNDS AND USES IN DEVICES - This invention discloses a novel multicomponent system or a single compound that is capable of performing triplet-triplet annihilation up conversion process. (TTA-UC) A solution or solid film that comprises this TTA-UC system or compound is provided. This system or compound can be used in an optical or optoelectronic device. | 04-14-2016 |
Chun Liu, Jinan City CN
Patent application number | Description | Published |
---|---|---|
20150145156 | METHOD OF CASTING IN-SITU FERROCEMENT RIBBED SLAB WITH SPLICED RACK AND SUSPENDED FORMWORK - Disclosed is a method of casting in-situ a ferrocement ribbed slab with a spliced rack and a suspended formwork. The method comprises the following specific steps: step 1: machining at a plant a transverse plane truss girder ( | 05-28-2015 |
Chun Liu, Shenzhen City CN
Patent application number | Description | Published |
---|---|---|
20120308342 | Substrate Transferring System and Substrate Transferring Method - A substrate transferring system and a substrate transferring method are disclosed. The substrate transferring system comprises a substrate processing stage comprising a first substrate processing stage and a second substrate processing stage; a substrate outlet stage being adapted to output a substrate; a substrate transferring stage being disposed between the first substrate processing stage and the second substrate processing stage to receive the substrate from the substrate processing stage; a substrate supporting stage being disposed adjacent to the substrate transferring stage to receive the substrate from the substrate transferring stage; and a substrate conveying and transshipping stage being disposed in parallel with the substrate outlet stage to receive the substrate from the substrate supporting stage and to transfer the substrate to the substrate outlet stage. With this arrangement of the present disclosure, substrates can be transferred rapidly to shorten the substrate transferring period, thus improving the production efficiency. | 12-06-2012 |
Chun Liu, Beijing CN
Patent application number | Description | Published |
---|---|---|
20130329726 | Method and System for Establishing Tunnels - A method for establishing tunnels includes establishing a first unidirectional tunnel from a first node to a second node, and sending a first instruction for establishing a reverse tunnel of the first tunnel, when sending the first instruction to the second node, triggering the establishment of a second unidirectional tunnel from the second node to the first node, and binding the second tunnel to the first tunnel as the reverse tunnel of the first tunnel. A system for establishing tunnels is also provided. The establishment of a reverse tunnel may be automatically triggered after a forward tunnel is established, and a bidirectional tunnel is established. | 12-12-2013 |
Chun Liu, Midland, MI US
Patent application number | Description | Published |
---|---|---|
20160130497 | ENCAPSULATED INTERNAL FILTER CAKE BREAKERS WITH IMPROVED RELEASE PROPERTIES - A wellbore fluid including a peroxide degradable polymer and an encapsulated peroxide source. The peroxide degradable polymer may be a polysaccharide. The peroxide source may include an inorganic peroxide, including zinc and alkaline earth metal peroxides, such as magnesium peroxide. The encapsulating material may be a polymer, including a metal crosslinked acrylic polymer. The release of peroxide, from peroxide sources generally, can be controlled by means of pH such that peroxide source can be activated, and peroxide released, by a change in pH. In a wellbore, this pH change can be effected by using produced fluids to lower the pH of a more basic wellbore fluid. | 05-12-2016 |
Chun Liu, Shenzhen CN
Patent application number | Description | Published |
---|---|---|
20110038380 | Method and System for Establishing Tunnels - A method for establishing tunnels includes establishing a first unidirectional tunnel from a first node to a second node, and sending a first instruction for establishing a reverse tunnel of the first tunnel, when sending the first instruction to the second node, triggering the establishment of a second unidirectional tunnel from the second node to the first node, and binding the second tunnel to the first tunnel as the reverse tunnel of the first tunnel. A system for establishing tunnels is also provided. The establishment of a reverse tunnel may be automatically triggered after a forward tunnel is established, and a bidirectional tunnel is established. | 02-17-2011 |
20130137332 | REPAIRING LINE SYSTEM AND REPAIR METHOD THEREOF - The present invention discloses a repairing line system, which includes a plurality of packages, a substrate having a plurality of data lines awaiting for repair, two repairing lines, and two connecting lines. The repairing line includes outgoing lines led from the packages and a wire disposed on three sides of the substrate without the packages disposed and coupled to the outgoing lines. The wires insulatively intersect second terminals of the data lines awaiting for repair. The connecting line insulatively intersects the outgoing lines and first terminals of the data lines. The present invention further discloses a repair method of the repairing line system. The repairing line system and the repair method of the present invention utilize the same repairing lines led from different packages to connect with each other for forming whole connected wires, thereby increasing flexibility of the repairing line system in repairing data lines. | 05-30-2013 |
20130285819 | Inspection method of backlight module and inspection apparatus thereof - The present invention provides an inspection method of a backlight module and an inspection apparatus. The inspection method of the backlight module comprising: obtaining space brightness values of multiple positions of the backlight module on an inspection machine when the backlight module is setting in standard luminance mode, and setting the space brightness values as standard brightness values; obtaining real-time space brightness values of the multiple positions of the backlight module; comparing the real-time space brightness values with the standard space brightness values in order to determine if the backlight module is abnormal. The present invention compares the real-time space brightness values measured by the brightness meters with the standard space brightness values corresponding to the standard luminance mode of the backlight module in order to determine if the backlight module is abnormal instantaneously, and using the brightness meters to replace the luminance meters results in cost saving. | 10-31-2013 |
20130321020 | Method for Detecting Liquid Crystal Display Panel and Detecting System - The present provide a technical solution by introducing a method of detecting a liquid crystal display panel, characterized in that the method includes a) providing an all-connection lit-up fixture having a plurality of probes. And b) performing a lit-up test by establishing an electrical coupling between the probes and a plurality of contacts on the liquid crystal display panel. By this arrangement. the liquid crystal display panel can be readily pin-pointed the defects after the shorting bar is cut off as the fixture provided can readily restore the lit-up test Accordingly, the capability of lit-up test is therefore enhanced. | 12-05-2013 |
20140001086 | RETAINING ASSEMBLY FOR FLAT ELECTRONIC DEVICE | 01-02-2014 |
20140139256 | DETECTING DEVICE AND METHOD FOR LIQUID CRYSTAL PANEL - A detecting device for detecting a liquid crystal panel is provided. The detecting device includes a first detecting unit connected to data lines on the liquid crystal panel, a second detecting unit connected to scanning lines on the liquid crystal panel, and a signal generator connected to the first detecting unit and the second detecting unit; both the first detecting unit and the second detecting unit comprise a line area and connecting ports arranged on one side of the line area and connected to the signal generator; a plurality of lines are arranged on the line area, the lines having the same properties are connected together with one ends thereof respectively connected to the connecting ports and the other ends thereof connected to the corresponding signal lines arranged on the liquid crystal panel. | 05-22-2014 |
20150036091 | REPAIRING LINE SYSTEM AND REPAIR METHOD THEREOF - The present invention discloses a repairing line system, which includes a plurality of packages, a substrate having a plurality of data lines awaiting for repair, two repairing lines, and two connecting lines. The repairing line includes outgoing lines led from the packages and a wire disposed on three sides of the substrate without the packages disposed and coupled to the outgoing lines. The wires insulatively intersect second terminals of the data lines awaiting for repair. The connecting line insulatively intersects the outgoing lines and first terminals of the data lines. The present invention further discloses a repair method of the repairing line system. The repairing line system and the repair method of the present invention utilize the same repairing lines led from different packages to connect with each other for forming whole connected wires, thereby increasing flexibility of the repairing line system in repairing data lines. | 02-05-2015 |
20150131214 | ELECTRONIC DEVICE WITH SUPPORT - An electronic device with supporting structure includes a connection member, a back shell, two first fixing portions, and two second fixing portions. The connection member is attached to the supporting structure and defines two connection holes. Each connection hole includes a first through hole and a second through hole. A diameter of the second through hole is greater than that of the first through hole. The two first fixing portions are protruding from the back shell and are slidable between the second through holes and the first through holes. The two second fixing portions are attached to the two first fixing portions and can pass through the two second through holes. The connection member can prevent the two second fixing portions passing through the first through holes when the first fixing portions slide to the first through holes. | 05-14-2015 |
20150136916 | BRACKET FOR ELECTRONIC DEVICE - A bracket for an electronic device includes a supporting plate and a base. The supporting plate comprises a supporting member and two mounting blocks mounted to the supporting member including two supporting poles. One end of each mounting block is supported by the base. The supporting poles can be mounted to the corresponding mounting blocks to enable the supporting member to be in different positions, thereby changing a distance between a bottom portion of the supporting member and the base. | 05-21-2015 |
20150138118 | ELECTRONIC BILLBOARD - An electronic billboard includes a base, bracket, a display and a touch device. The bracket is removable and mounted to the base. The display is removable and mounted to the bracket. The display includes a slot and a receiving portion configured to receive a host. The touch device is received in the slot. | 05-21-2015 |
Chun Luo, Shenzhen CN
Patent application number | Description | Published |
---|---|---|
20150319513 | Apparatus and method for managing inner-network element transmission resources - An apparatus for managing inner-network element transmission resources is described. The apparatus includes a resource configuration unit, a resource abstraction unit and a resource sending unit, wherein the resource configuration unit is configured to obtain information of inner-network element transmission resources and to receive a service operation instruction, and to search the resource abstraction unit for an internal path corresponding to the service operation instruction to obtain an operation command for a transmission resource; the resource abstraction unit is configured to perform abstract representation on the information of the transmission resources to obtain internal paths; the resource sending unit is configured to send the operation command for the transmission resource to a corresponding board. A method for managing inner-network element transmission resources is also described. A problem of resource conflicts caused when a management plane and a control plane establish a service simultaneously can be solved by applying the apparatus and method of the disclosure, thus reducing the complexity of operating inner-network element transmission resources by a network management controller and improving the automation capability of the network management controller in service establishment. | 11-05-2015 |
Chun Song, Jinan CN
Patent application number | Description | Published |
---|---|---|
20130324569 | PEGYLATED CYCLOPAMINE ANALOGUE, PREPARATION METHOD AND USES THEREOF - A PEGylated cyclopamine analog, preparation method, uses thereof and methods for treating proliferative diseases using the same are disclosed. The PEGylated cyclopamine analog is a compound represented by the following formula I, a compound comprising at least one group represented by the following formula I (in formula I, R is straight or branched polyethylene glycol having a molecular weight between 200 and 200,000 Dalton, L and X are linking groups), or their single enantiomers, mixture of enantiomers, mixture of diastereomers, pharmaceutically acceptable salts, solvates, or hydrates. | 12-05-2013 |
Chun Sun, Charlestown, MA US
Patent application number | Description | Published |
---|---|---|
20140372495 | SINGULAR VALUE DECOMPOSITION OF COMPLEX MATRIX - Computerized singular value decomposition of an input complex matrix. A real-value matrix representation of the input complex matrix is provided to a singular value decomposition module, which correctly obtains a singular value representation of the real-value matrix representation. However, the result is not provided in a form for convenient conversion back into a valid singular value decomposition solution for the original input complex matrix, as the upper left half and lower right half of the diagonal of the diagonal matrix are not identical. A correction module corrects by formulating a corrected diagonal matrix that represents the value of the diagonal of the first diagonal matrix, but shuffled so that the upper left half of the diagonal of the second diagonal matrix is the same as the lower right half of the diagonal of the second diagonal matrix. Corrected unitary matrices may also be formed. | 12-18-2014 |
Chun Tai, Taoyuan County TW
Patent application number | Description | Published |
---|---|---|
20130005333 | Power Saving Method And Related Communication Device - A power saving method for a mobile device in a wireless communication system is disclosed. The power saving method comprises obtaining a first parameter according to a first signal transmitted between the mobile device and a first network; estimating a first power consumption of the mobile device in the first network according to the first parameter and a first radio access technology (RAT) employed in the first network; determining whether the first network is suitable according to at least a comparison of the first power consumption with a second power consumption of the mobile device in a second network, wherein the second network employs a second RAT different from the first RAT; and switching to a the second network when the first network is not suitable. | 01-03-2013 |
Chun Tang, Beijing CN
Patent application number | Description | Published |
---|---|---|
20160063244 | METHOD AND SYSTEM FOR RECOGNIZING ADVERTISEMENT PLUG-INS - Disclosed are a method and apparatus for recognizing advertisement plug-ins, relating to the field of computer technologies. The method comprises: searching for files related to application plug-ins; based on feature vectors of feature dimensions in a feature vector set of a predetermined advertisement, scanning the files related to the application plug-ins, and calculating feature vector similarity between data in each file and the feature vector in each feature dimension; calculating an advertisement similarity of a current application plug-in according to the feature vector similarity of each feature dimension and a feature recognition weight of the feature dimension; comparing the advertisement similarity with a threshold, and determining whether the application plug-in is an advertisement plug-in according to the comparison result. The method has the advantageous effects that a perfect feature recognition rule is involved, and there is a superior feature matching and recognition capability for obfuscated advertisement software codes. | 03-03-2016 |
Chun Tang, Alpharetta, GA US
Patent application number | Description | Published |
---|---|---|
20150106161 | RETAIL SALES FORECASTING WITH OVERLAPPING PROMOTIONS EFFECTS - A system that generates a sales forecast for an item receives sales history for prior sales periods that include active promotion events that are active during each sales period. The system determines one or more types of overlapping promotions during the sales periods. For each type of overlapping promotion, the system creates an overlapping promotion event that replaces the corresponding active promotion events. The system generates a set of promotion events including the overlapping promotion events and the active promotion events that were not replaced. The system then generates a lift for each of the promotion events in the set of promotion events. | 04-16-2015 |
20150120381 | RETAIL SALES OVERLAPPING PROMOTIONS FORECASTING USING AN OPTIMIZED P-NORM - A system that generates a sales forecast for an item receives the sales history for prior sales periods that includes at least one stand-alone time period when a single promotion event is active, and at least one overlapping time period when two or more promotion events are active and overlapping. For each stand-alone time period, the system determines a stand-alone lift for each promotion event active during the stand-alone time periods. For each overlapping time period, the system determines a combined overlap lift of promotion events that are overlapping using a p-norm. | 04-30-2015 |
Chun Tang, Shenzhen CN
Patent application number | Description | Published |
---|---|---|
20140307368 | ELECTRONIC DEVICE ENCLOSURE - An electronic device enclosure includes base, a display frame, and a locking structure. The base defines two latching holes. The display frame is rotatably secured to the base. The locking structure includes a sliding strip and a resilient member. The sliding strip is attached on the display frame and includes two latching hooks. Each of the two latching hooks is engaged with a flange of each of the latching holes, to prevent the display frame from rotating relative to the base. The resilient member is hung between the display frame and the sliding strip and resiliently deformed, to prevent each of the two latching hooks from disengaging from the flange of each of the two latching holes. | 10-16-2014 |
20140355198 | ELECTRONIC DEVICE - An electronic device includes a case, a mounting member, and a storage device. The case includes a base and a cover covering the base. The base includes a securing portion. The cover includes a mounting portion. The storage device includes a retaining tab. The retaining tab is sandwiched between the mounting portion and the securing portion, and the mounting member is engaged with the mounting portion, the retaining tab and the securing portion, to secure the storage device to the case. | 12-04-2014 |
20150043145 | DISPLAY ASSEMBLY - A display assembly includes a display, an enclosure, and a first mounting hinge for securing the display to the enclosure. The enclosure defines a receiving opening for receiving the display. The enclosure includes a bottom plate, a securing member, and an inserting member protruding from the bottom plate. The first mounting hinge includes a first head portion, a first axial portion connected to the first head portion, and a first securing portion connected to the first axial portion. The first axial portion is mounted to the display. The first head portion inserts the inserting member to prevent the first mounting hinge from moving along a direction substantially perpendicular to the bottom plate. The first securing portion is mounted to the securing member after the first head portion receives in the inserting member, thereby enabling the display to be mounted to the enclosure. | 02-12-2015 |
Chun Wang, Shenzhen City CN
Patent application number | Description | Published |
---|---|---|
20110047392 | DEVICE AND METHOD FOR DETECTING MOTHERBOARD VOLTAGE - A voltage detecting device is provided to detect voltage value of a voltage identification (VID) module on a motherboard. The VID module has a plurality of VID module pins. The voltage detecting device includes a signal transforming module and a main control circuit. The signal transforming module is couple with the VID module. The main control circuit is connected to the signal transforming module. The main control circuit is capable of causing the signal transforming module to read voltage signal at each VID module pin, transforming each voltage signal to a group of binary data, decrypting each group of binary data to a corresponding binary level code, constructing a binary level code combination, and determining actual voltage value corresponding to the binary level code combination. | 02-24-2011 |
Chun Wang, Kalamazoo, MI US
Patent application number | Description | Published |
---|---|---|
20100112545 | TRANS-1,2-DIPHENYLETHLENE DERIVATIVES AND NANOSENSORS MADE THEREFROM - Novel trans-1,2-diphenylethylene derivatives are synthesized which can be used to form nanoparticles-monomer-nanomolecule-receptor nanosensors. These trans-1,2-diphenyl-ethylene derivatives are soluble in both water and organic solvents, highly fluorescent and can be synthesized in high yields. The trans-1,2-diphenylethylene derivatives are bonded to a nanoparticle, a nanomolecule bonded to the derivative and a receptor bonded to the nanomolecule to form a nanosensor that can be used to detect chemical and biological agents. | 05-06-2010 |
Chun Wang, Singapore SG
Patent application number | Description | Published |
---|---|---|
20120252986 | SIGNAL AMPLIFIED BIOLOGICAL DETECTION WITH CONJUGATED POLYMERS - The devices and method are provided for detecting labeled and label-free analytes, such as nucleic acids and proteins, employing conjugated cationic, anionic and neutral polymers. The analytes can be immobilized on a solid support material. The solid support material can be disposed in the pre-fabricated patterns on a substrate. The chemical structures of the polymers employed by the various embodiments of the present invention are described herein. | 10-04-2012 |
Chun Wang, Beijing CN
Patent application number | Description | Published |
---|---|---|
20110128889 | Method for Selecting and Configuring Network Supernodes - A method for selecting and configuring network supernodes including the following operational steps: in a first set period T | 06-02-2011 |
20140203258 | ELECTROLUMINESCENT DEVICE AND METHOD FOR PRODUCING THE SAME - An electroluminescent device, comprising: a substrate; a first electrode and a second electrode disposed on the substrate; and an electroluminescent layer sandwiched between the first electrode and the second electrode, wherein at least one of the first and second electrodes is configured to have a grating structure; and wherein the grating structure has a grating period within a range of 0.9˜1.1 times of a wavelength of a light wave generated in the electroluminescent layer. | 07-24-2014 |
20140363975 | SUBSTRATE ETCHING METHOD AND SUBSTRATE PROCESSING DEVICE - A substrate etching method and a substrate processing device, the substrate etching method includes: S1: placing a substrate to be processed into a reaction chamber; S2: supplying etching gas into the reaction chamber; S3: turning on an excitation power supply to generate plasma in the reaction chamber; S4: turning on a bias power supply to apply bias power to the substrate; S5: turning off the bias power supply, and meanwhile, starting to supply deposition gas into the reaction chamber; S6: stopping supply of the deposition gas into the reaction chamber, and meanwhile, turning on the bias power supply; S7: repeating steps S5-S6, until the etching process is completed. In the whole etching process, the etching operation is always performed, and the deposition operation is performed sometimes. Therefore, during the deposition operation, the plasma in the reaction chamber can etch away at least a part of deposited polymers formed by the deposition operation on a sidewall of an etched section, so that the sidewall of the etched section of the substrate is smooth. | 12-11-2014 |
20150218447 | METHOD OF PREPARING FLUORESCENT NANOPARTICLES - Disclosed is a method of preparing fluorescent nanoparticles of ZnSe | 08-06-2015 |
20150340645 | OLED DISPLAY PANEL AND PRODUCTION PROCESS THEREOF - The invention provides an OLED display panel and the production process thereof, which relates to the technical field of display, may improve the surface flatness and the water-oxygen permeation resistance of the flexible base substrate, improve the light output ratio of the display panel, and may control the center wavelength of the electroluminescence spectrum. The display panel comprises an anode and a cathode provided on a flexible base substrate, and an organic material functional layer situated between the anode and the cathode, and it further comprises a reticular light output coupling layer provided on the flexible base substrate and contacting the flexible base substrate; the anode, the cathode, the organic material functional layer are all provided on the reticular light output coupling layer; the reticular light output coupling layer, the anode and the cathode, and the organic material functional layer compose a micro-cavity; the micro-cavity is used for controlling the center wavelength of the electroluminescence spectrum and the light output ratio. The material of the reticular light output coupling layer is a reticular high molecular material having a high refractive index and a low absorptivity in the visible light range; and it is used for the production of the flexible OLED display panel. | 11-26-2015 |
20160102544 | Well Trajectory Planning Using Bounding Box Scan For Anti-Collision Analysis - A method for evaluating a planned well trajectory for avoidance of collision with an existing wellbore includes constructing a bounding box about the planned well trajectory and a bounding box for a trajectory of at least one existing wellbore. If there is no intersection between the bounding boxes, the planned well trajectory is used for drilling a well. | 04-14-2016 |
20160124128 | PRINTING PLATE, SCATTERING LAYER, METHOD FOR FABRICATING THE SAME, AND DISPLAY APPARATUS - A printing plate, a scattering layer and a method for fabricating the same, and a display apparatus are provided. The printing plate is formed with a plurality of protrusion structures thereon, and the protrusion structures have a maximum width of 1 nm-1000 nm. The scattering layer is obtained by printing using the printing plate, and has groove structures corresponding to the protrusion structures on the printing plate thereon. The scattering structure is used on an organic light emitting display device, which can increase the light extraction efficiency and the external quantum efficiency and improve the display quality. | 05-05-2016 |
Chun Wang, Midland, MI US
Patent application number | Description | Published |
---|---|---|
20090001324 | Salicylate Substituted Conjugated Polymers and Devices - A compound having a structural unit of Formula: (I). A polymer having a structural unit of Formula: (II). A conjugated polymer having one or more side groups of the following Formula: (III). Additionally, compositions, polymer blends, films, coatings, and electronic devices prepared from such polymers. | 01-01-2009 |
20110034573 | PHOSPHORUS-SULFUR FR ADDITIVES AND POLYMER SYSTEMS CONTAINING SAME - Phosphorus-sulfur compounds have flame retardant activity in organic polymer systems. The phosphorus-sulfur compounds can be represented by the structure: | 02-10-2011 |
20120010359 | SALICYLATE SUBSTITUTED CONJUGATED POLYMERS AND DEVICES - A compound having a structural unit of Formula (I): | 01-12-2012 |
20120264977 | TRIARYLAMINE CONTAINING POLYMERS AND ELECTRONIC DEVICES - A conjugated or partially conjugated polymer including a structural unit of Formula I in the backbone: | 10-18-2012 |
Chun Wang, Shenzhen CN
Patent application number | Description | Published |
---|---|---|
20150324423 | Report creation method, device and system - A report creation method, system, and device are described, and the method includes that: abstraction processing is performed on a data table in a database, and an Abstract Data Record (ADR) model is created; a report template is created according to the ADR model, and the report template is stored; and the created report template is called, a report query operation is executed, and report data obtained by querying is displayed. Through the disclosure, a user can create a complicated report template quickly, without involving a complicated secondary development process and writing a secondary development script. | 11-12-2015 |
Chun Wang, Shanghai CN
Patent application number | Description | Published |
---|---|---|
20090102966 | SYSTEMS AND METHODS OF MOTION AND EDGE ADAPTIVE PROCESSING INCLUDING MOTION COMPENSATION FEATURES - Systems and methods of processing pixel information associated with video image deinterlacing are disclosed. In one exemplary implementation, the method may include performing an edge adaptive interpolation process on a present field so as to determine whether an edge passes through a pixel, wherein the edge adaptive interpolation process provides edge data including a first intensity estimate for the pixel, receiving motion data associated with motion compensation processing, including an estimated motion vector for at least one pixel proximate to the pixel in at least one reference field, determining a second intensity estimate for the pixel as a function of the edge data and the motion data, and performing an intensity-calculation procedure, wherein an interpolated intensity of the pixel is calculated as a function of the first intensity estimate and the second intensity estimate. | 04-23-2009 |
20120140119 | MULTIMEDIA DEVICE AND PLAY MODE DETERMINATION METHOD OF THE SAME - A multimedia device and a play mode determination method of the same are provided. The multimedia device includes a frame difference calculation unit, a global threshold determination unit and a play mode determination unit. The frame difference calculation unit calculates the frame difference between two continuous frames to obtain a global variation. The global threshold determination unit determines a film mode threshold corresponding to a film mode and a video mode threshold corresponding to a video mode according to a current frame of the two frames and a previous global variation, and selects a global threshold from the film mode threshold and the video mod threshold. The selected threshold is smaller than the film mode threshold. The play mode determination unit compares the global variation with the global threshold, and enables the multimedia device to enter one of the film mode and the video mode according to the comparison result. | 06-07-2012 |
20120213284 | MULTIMEDIA DEVICE AND MOTION ESTIMATION METHOD THEREOF - A motion estimation method is provided for generating a motion vector of a to-be-generated frame between two continuous reference frames. The method includes the following steps. A candidate motion vector is obtained according to the position of a to-be-generated block of a to-be-generated frame. Two first reference blocks are obtained from the two reference frames by extending the candidate motion vector from the to-be-generated block to the two reference frames, respectively. Two second reference blocks are obtained from the two reference frames by extending the candidate motion vector from one reference frame to another reference frame. Whether the candidate motion vector is valid is determined according to the positions of the two reference blocks obtained in each obtaining step. The corresponding motion vector of the to-be-generated block is determined according to the valid candidate motion vector. | 08-23-2012 |
20130114884 | THREE-DIMENSION IMAGE PROCESSING METHOD AND A THREE-DIMENSION IMAGE DISPLAY APPARATUS APPLYING THE SAME - A three-dimension (3D) image processing method is disclosed. A plurality of asymmetric filtering is performed on an input depth map to obtain a plurality of asymmetric filtering results. One among the asymmetric filtering results is selected as an output depth map. A two-dimension (2D) image is converted into a 3D image according to the output depth map. | 05-09-2013 |
20130162769 | AUTO-DETECT METHOD FOR DETECTING IMAGE FORMAT AND PLAYBACK METHOD APPLYING THE SAME - An auto-detect method for detecting a single-frame image format is provided. A single-frame image is divided into a plurality of macro-blocks. Each of the macro-blocks is divided into a plurality of sub-blocks. A meta-block is allocated in each of the sub-blocks. A pixel luminance sum characteristic value for each of the meta-blocks is calculated. A first confidence between a left half and a right half of the single-frame image is calculated according to the pixel luminance sum characteristic values. A second confidence between an upper half and a lower hap of the single-frame image is calculated according to the pixel luminance sum characteristic values. A format of the single-frame image is determined according to the pixel luminance sum characteristic values, and the first and second confidences of the single-frame image. | 06-27-2013 |
20130257826 | Liquid Crystal Display and Overdriving Method Thereof - The present invention discloses an overdriving method for a liquid crystal display (LCD). The overdriving method includes steps of dividing a display area of the LCD into a plurality of sub-areas; and driving the sub-areas with a plurality of corresponding overdriving tables according to locations of the sub-areas in the display region. The plurality overdriving tables are corresponding to a plurality of overdriving capability. | 10-03-2013 |
20130286006 | IMAGE PROCESSING DEVICE - An image processing device includes an image processing unit, an over-driving unit, and an up-sampler. The image processing unit receives a full-resolution 3D input image and outputs a half-resolution 3D image to a memory. The over-driving unit is coupled to the image processing unit and the memory for over-driving a current half-resolution 3D image outputted from the image processing unit according to a previous half-resolution 3D image stored in the memory. The up-sampler is selectively coupled to the over-driving unit for up-sampling an over-driven half-resolution 3D image outputted from the over-driving unit to output a full-resolution 3D output image. | 10-31-2013 |
20130300774 | IMAGE PROCESSING METHOD - An image processing method is for subsampling a plurality of pixels of a frame. Related information about how subsample is applied to the pixels is generated. The pixels are subsampled so that respective numbers of bits of luminance components of the pixels are higher that respective numbers of bits of chroma components. | 11-14-2013 |
20140028795 | Image Processing Method and Image Displaying system - An image processing method is disclosed, which includes receiving an image data of an image frame and dividing the image data into first image data corresponding to a 2D image and second image data corresponding to a 3D image, converting the first image data into 2D image data according to a 2D image format and converting the second image data into 3D image data according to a 3D image format, and outputting the 2D image data and the 3D image data for displaying the image frame. | 01-30-2014 |
20140050402 | METHOD OF AUTOMATICALLY DETECTING IMAGE FORMAT AND DEVICE THEREOF - A method of detecting image format includes dividing a single-frame image into a plurality of macro-blocks; calculating a correlation coefficient of a left-half image of the single-frame image and a right-half image of the single-frame image as a first global similarity; calculating a correlation coefficient of a top-half image of the single-frame image and a bottom-half image of the single-frame image as a second global similarity; calculating a portion difference of each macro-block; comparing the portion differences of the left-half image and the right-half image, for acquiring a first local similarity; comparing the portion differences of the top-half image and the bottom-half image, for acquiring a second local similarity; and detecting an image format of the single-frame image according to the first global similarity, the second global similarity, the first local similarity, the second local similarity, a first threshold and a second threshold. | 02-20-2014 |
Chun Wang, New Taipei City TW
Patent application number | Description | Published |
---|---|---|
20150069856 | ELECTRONIC DEVICE MODULE, ELECTRONIC DEVICE THEREOF, PROTECTION ELEMENT THEREOF AND METHOD OF RAISING WORKING FREQUENCY THEREOF - An electronic device module, an electronic device thereof, a protection element thereof and a method of raising working frequency thereof are provided. The electronic device module comprises the electronic device and the protection element. The electronic device comprises a main body, a device detection element and a central processing unit (CPU), wherein the device detection element and the CPU are disposed within the main body. The protection element comprises a protection cover and a protection detection element, wherein the protection detection element is disposed on the protection cover. The CPU raises a working frequency thereof according to an approaching movement between the device detection element and the protection detection element. | 03-12-2015 |
Chun Wang, Tianjin CN
Patent application number | Description | Published |
---|---|---|
20160001233 | Method for preparing homogeneous braid-reinforced PPTA hollow fiber membrane - A method for preparing a homogeneous braid-reinforced (HMR) PPTA hollow fiber membrane combines PPTA hollow tubular braids with PPTA surface separation layer. The method includes following steps of: (1) preparing the PPTA hollow tubular braids, wherein the PPTA hollow tubular braids which are made from PPTA filament yarns are woven by a two-dimensional braided method, the outer diameter of the PPTA tubular braids is 1-2 mm; (2) preparing the PPTA casting solution as the surface separation layer, wherein the 1-3 wt % PPTA resin, 0-2 wt % inorganic particles and 10-20 wt % pore-forming agents are mixed into 75-89% inorganic acid solvent, stirred for 1-3 hours at 70° C.-90° C. to form homogeneous and transparent casting solution; and (3) preparing reinforced PPTA hollow fiber membrane, wherein the casting solution as the surface separation layer is evenly coated on the surfaces of the PPTA hollow tubular braids through spinneret, and they are immersed in a coagulation bath for solidified formation. | 01-07-2016 |
20160001234 | Method for preparing aromatic polyamide porous hollow fiber membrane - A method for preparing an aromatic polyamide porous hollow fiber membrane firstly premixes PPTA resin, solvent, composite pore-forming agents and inorganic particles in a stirring vessel to form casting solution, secondly injects the casting solution into a double-screw extruder to be fully dissolved under the effect of shear force and enters a spinneret via a metering pump. The PPTA hollow fiber membranes are prepared by the dry-wet spinning method, which solves the problems that hard pore-forming and low porosity in the preparation process of PPTA porous membrane. Utilization of the double-screw extruder is capable of greatly shortening the dissolved time and the deaeration time. Meanwhile the increase of PPTA in casting solution also improves mechanical properties of the PPTA membrane. The addition of the inorganic particles improves mechanical toughness and enhance pure water flux, hydrophilia and rejection rate. | 01-07-2016 |
Chun Wen, Taoyuan TW
Patent application number | Description | Published |
---|---|---|
20080278045 | CASE ASSEMBLY STRUCTURE OF ELECTRONIC DEVICE - The present invention relates to a case assembly structure. The case assembly structure includes a first case and a second case. The first case has a first connection portion including an extension part and a trench from the external side to the internal side thereof. The second case has a second connection portion including a protrusion corresponding to the trench of the first connection portion of the first case. An inner wall of the extension part of the first connection portion is in contact with the external side of the second connection portion of the second case such that the first case and the second case are combined together. | 11-13-2008 |
Chun Xiao, Guangzhou CN
Patent application number | Description | Published |
---|---|---|
20150175715 | Process for Preparation of a Grifola frondosa Polysaccharide F2 and Its Hypoglycemic Activity | 06-25-2015 |
Chun Xu, Shanghai CN
Patent application number | Description | Published |
---|---|---|
20120326851 | REMOTE CONTROL DEVICE, A FAR-END DEVICE, A MULTIMEDIA SYSTEM AND A CONTROL METHOD THEREOF - The present invention provides a remote control device, a far-end device, a multimedia system and a control method thereof. Said remote control device comprising: a communication unit for establishing a connection with a far-end device and performing communication; an operating unit for operating a specific program in said far-end device by the operation of the user; and a mode change unit for switching a operating mode in said remote control device according to feedback information associated with the specific program which is fed back by said far-end device in response to the operation in said operating unit. Through the remote control device, the far-end device, the multimedia system and the control method thereof, it may be operated in any device possessing communication function in despite of the hardware and system configuration of said device. | 12-27-2012 |
Chun Xu, Pudong New Area Shanghai CN
Chun Yan, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140264861 | SPUTTER ETCH PROCESSING FOR HEAVY METAL PATTERNING IN INTEGRATED CIRCUITS - A method for fabricating one or more conductive lines in an integrated circuit includes providing a layer of copper containing conductive metal in a multi-layer structure fabricated upon a wafer, providing a first hard mask layer over the layer of copper containing conductive metal, performing a first sputter etch of first hard mask layer using a chlorine-based plasma or a sulfur fluoride-based plasma, and performing a second sputter etch of first hard mask layer using a second plasma, wherein a portion of the layer of copper containing conductive metal residing below a portion of the first hard mask layer that remains after the second sputter etch forms the one or more conductive lines. In one embodiment, the second plasma is a fluorocarbon-based plasma. | 09-18-2014 |
20140273437 | SUBTRACTIVE PLASMA ETCHING OF A BLANKET LAYER OF METAL OR METAL ALLOY - A method of forming at least one metal or metal alloy feature in an integrated circuit is provided. In one embodiment, the method includes providing a material stack including at least an etch mask located on a blanker layer of metal or metal alloy. Exposed portions of the blanket layer of metal or metal alloy that are not protected by the etch mask are removed utilizing an etch comprising a plasma that forms a polymeric compound and/or complex which protects a portion of the blanket layer of metal or metal alloy located directly beneath the etch mask during the etch. | 09-18-2014 |
20140345645 | COPPER RESIDUE CHAMBER CLEAN - Methods of removing copper residue from interior surfaces of an etch process chamber are described. A plasma treatment using halogen-containing precursors transforms the copper residue into halogen-copper complexes. Plasma-excited inert gases are used to desorb the halogen-copper complexes. In this way, the copper residue is removed from the interior surfaces of the etch process chamber. | 11-27-2014 |
20150111389 | METHODS OF SURFACE INTERFACE ENGINEERING - Methods for surface interface engineering in semiconductor fabrication are provided herein. In some embodiments, a method of processing a substrate disposed atop a substrate support in a processing volume of a processing chamber includes: generating an ion species from an inductively coupled plasma formed within the processing volume of the processing chamber from a first process gas; exposing a first layer of the substrate to the ion species to form an ammonium fluoride (NH | 04-23-2015 |
20160035562 | SILICON-CONTAINING SUBSTRATE CLEANING PROCEDURE - A method for cleaning a substrate, such as a silicon substrate, a silicon-germanium substrate, or other silicon-containing substrate is disclosed. The method includes exposing the substrate to a first plasma configured to attack a sub-oxide on the substrate. The method also includes exposing the substrate to a second plasma configured to attack the native oxide on the substrate. The method further includes exposing the substrate to a gas containing at least one of molecular chlorine or a chlorine compound. The gas may be configured to remove at least some of the remaining native oxide and sub-oxide. After the cleaning process, the substrate may be further processed. Further processing steps may include, for example, an epitaxial growth process. An epitaxial growth process performed on a substrate cleaned according to the methods disclosed herein will exhibit few defects. | 02-04-2016 |
20160141175 | METHOD FOR REMOVING NATIVE OXIDE AND RESIDUE FROM A III-V GROUP CONTAINING SURFACE - Native oxides and residue are removed from surfaces of a substrate by performing a multiple-stage native oxide cleaning process. In one example, the method for removing native oxides from a substrate includes supplying a first gas mixture including an inert gas onto a surface of a material layer disposed on a substrate into a first processing chamber, wherein the material layer is a III-V group containing layer for a first period of time, supplying a second gas mixture including an inert gas and a hydrogen containing gas onto the surface of the material layer for a second period of time, and supplying a third gas mixture including a hydrogen containing gas to the surface of the material layer while maintaining the substrate at a temperature less than 550 degrees Celsius. | 05-19-2016 |
Chun Yang, Shenzhen City CN
Patent application number | Description | Published |
---|---|---|
20130171879 | CHARGER WITH REMOVABLE CAP - A charger includes a housing defining a receiving cavity, two through holes defined in the housing communicating with the receiving cavity, two slots defined in the housing, a fuse and a spring member received in the receiving cavity, a cap movably coupled to the housing, and an anode contact. The anode contact abuts between the spring member and the fuse engaging with the cap. A hooks engages in the through holes to prevent the cap from detaching from the housing, being disengageable from the through holes when pushed by a pin inserted into the through holes allowing the spring member to push the cap to move until the hooks engage in the slots. The cap is rotated a predetermined angel until the hooks are slidably received in a receiving grooves, thereby allowing the cap to be detachable from the housing through the opening. | 07-04-2013 |
20140111599 | MULTI-POINT VIDEO CONFERENCE SYSTEM AND MEDIA PROCESSING METHOD THEREOF - This invention discloses a multi-point video conference system and the media processing method thereof. The multi-point video conference system includes a softswitch, an application server and terminals. The softswitch is responsible for protocol adaptation and calling process, and performing the interconnection with other systems as an external interface of the conference system. The application server is responsible for service logic control and charging. The characteristic of this invention lies in that: the terminals behaved as conference participants including a conference chairman and ordinary conference members. Any terminal registered on the softswitch could be a conference member, and the conference chairman must be a SIP soft terminal with video conference service capability in order to realize the media control. The invention realizes the media control on the basis of the soft terminal behaved as the conference chairman, therefore any terminal user that has registered on the softswitch can initiate or participate a multi-point video conference, and the participant terminal number of the video conference is not limited. | 04-24-2014 |
Chun Yang, Shenzhen CN
Patent application number | Description | Published |
---|---|---|
20100024323 | Energy Saving House - An energy-saving house, has a main frame, an enclosed wall, a floor cover plate, a top cover plate, a separation wall, a bathroom, and stairs. The enclosed wall is assembled from multiple integral composite prefabricated external wallboards and fixed on the main frame via an energy-dissipating connector. The bathroom and the stair are integrally prefabricated and directly installed. The energy-saving house features low power consumption, high construction efficiency, short construction time, low noise, low dust, light weight, good anti-seismic performance, and small thermal conductivity and is applicable to multi-floor houses and high rise buildings. | 02-04-2010 |
20130055653 | HOUSE CONSTRUCTED FROM FINISHED PRODUCT COMPONENTS AND CONSTRUCTING METHOD THEREOF - A house constructed from finished product components and a method for constructing such house are disclosed. The components of the house such as the finished product main frame, the finished product enclosed wall, the finished product floor cover plate, the finished product top cover plate and the finished product stair are finished product industrially constructed in different manufactories, and then transported to the constructing location respectively, and then assembled at the base of the house, so as to form a house constructed from finished product components. By using finished product components, the construction of the house has high efficiency, good quality, less material consumption and shorter construction period. Furthermore, comparing with traditional site operation, constructing house from finished product components is more environment-friendly. | 03-07-2013 |
20130254271 | Application Test Method Based On Service Delivery Platform, and Service Delivery Platform - Embodiments of the present invention provide an application test method based on a service delivery platform, and a service delivery platform. The method includes: receiving a service request message sent by an application server; determining whether the service request is a test request; if the service request is a test request, parsing the test request and obtaining a test instruction; and performing, according to the test instruction, a corresponding action and returning a corresponding response to the application server. With the method and the service delivery platform provided in the embodiments of the present invention, tests of all interfaces and service logic of an application can be covered without a test blind spot; and application test costs are decreased in the light of operators and application developers. | 09-26-2013 |
20140338283 | HOUSE CONSTRUCTED FROM FINISHED PRODUCT COMPONENTS AND CONSTRUCTING METHOD THEREOF - A method for constructing such house is disclosed. The components of the house such as the finished product main frame, the finished product enclosed wall, the finished product floor cover plate, the finished product top cover plate and the finished product stair are finished product industrially constructed in different manufactories, and then transported to the constructing location respectively, and then assembled at the base of the house, so as to form a house constructed from finished product components. By using finished product components, the construction of the house has high efficiency, good quality, less material consumption and shorter construction period. Furthermore, comparing with traditional site operation, constructing house from finished product components is more environment-friendly. | 11-20-2014 |
Chun Ye, Nanjing CN
Patent application number | Description | Published |
---|---|---|
20130007130 | METHOD AND SYSTEM FOR SUBSCRIBING PRESENCE INFORMATION, RESOURCE LIST SERVER, AND PRESENCE SERVER - A method and a system for subscribing presence information, a resource list server, and a presence server are disclosed. The method for subscribing presence information includes: determining a presentity list of a first user, where the presentity list of the first user includes a second user; determining an existing subscription session that includes information of the second user, and sending a watcher list of the second user to a presence server; and receiving presence information returned by the presence server, where the presence information is presented by the second user to watchers in the watcher list of the second user. The resource list server converts the watcher's presentity list for different presentities into the presentity's watcher list for different watchers, and the presence information can be returned to different watchers through only one subscription session, which reduces subscription sessions and saves system resources. | 01-03-2013 |
Chun Ye, Kunshan CN
Patent application number | Description | Published |
---|---|---|
20130005168 | ELECTRICAL CARD CONNECTOR - An electrical card connector ( | 01-03-2013 |
20130102171 | ELECTRICAL CARD CONNECTOR - An electrical card connector | 04-25-2013 |
20140187067 | ELECTRICAL CARD CONNECTOR - An electrical card connector | 07-03-2014 |
Chun Ye, Wuxi CN
Patent application number | Description | Published |
---|---|---|
20140065871 | ELECTRICAL CARD CONNECTOR WITH LOCKING PORTION - An electrical card ( | 03-06-2014 |
Chun Zhao, Pleasanton, CA US
Patent application number | Description | Published |
---|---|---|
20150293603 | SINGLE-HANDED COMPUTER KEYBOARD - A single hand keyboard is disclosed. The single hand keyboard comprises on a left side a plurality of keys representing one half of a typing keyboard wherein each key is a pair of characters representing the normal and function keys of a full keyboard layout, one of the characters being normally associated with the key in a typing keyboard and the other character being associated with an opposite key of the other half of the typing keyboard by overlapping and combining the characters for each key. One or more toggle keys are provided for switching between the pair of characters indicated on each key of the keyboard wherein said switching is indicated by one or more LEDs. The right side of the single hand keyboard comprises the standard grouping of special, lock and direction keys including a standard numeric keypad. | 10-15-2015 |