Chang, Tainan
Cheng-Hsuan Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20090212576 | Dual Backset latch Assembly for Auxiliary Lock - A dual backset latch assembly for an auxiliary lock includes a housing, a casing mounted to a rear end of the housing, and a latch slideably received in the housing. A pull plate is fixed to the latch to move therewith and includes first and second engaging portions. A drive member includes a pivotal portion pivotably received in aligned pivotal holes of two side plates received in the casing such that an end of the drive member is moveable between an engaging position engaged with one of the first and second engaging portions and a disengaged position disengaged from the first and second engaging portions. When the end of the drive member is in the disengaged position, the pivotal portion is moveable between first and second positions spaced in the longitudinal direction of the housing corresponding two different backset lengths. | 08-27-2009 |
Chen-Kai Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20130052171 | IMMUNOMODULATORY ISOLATED LACTOBACILLUS STRAINAND APPLICATION THEREOF - An immunomodulatory isolated | 02-28-2013 |
Chia Hao Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20090254153 | Horizontal sauna device - A horizontal sauna device mainly includes a controller used to command a positive temperature coefficient thermistor (PTC). The controller has two using modes, a sleep mode and a sweat mode. The maximal power value of the sleep mode is designed with one that is not to make a user awaken by swelter. The sweat mode is allowed to run with a larger maximal power value but strictly limited within a certain period of using time. So, with the sleep mode, a user can comfortably sleep for a long period of time, and with the sweat mode, a user can be prevented from dehydrated as it is restricted in using time. | 10-08-2009 |
20100012862 | Mechanism of adjusting irradiating angle for a far infrared radiator - A mechanism of adjusting irradiating angle for a far infrared radiator includes an elbow connected between a joint and an irradiating hood and provided with a stage of corrugated flexible tube. The elbow has a combining end portion connected with the flexible tube for combining with the irradiating hood, with a locking slot formed in a surface of the combining end portion for being tightly fitted with a screw. So the corrugated flexible tube can be bent with diverse angles; the irradiating hood can be circularly rotated; and the joint can let the elbow swing up and down. The irradiating hood can be thus adjusted to randomly shift its irradiating angle without difficulty or any dead angle caused | 01-21-2010 |
20100205736 | Sauna apparatus - A sauna apparatus is disclosed. The covering cloth of the sauna apparatus has at least a plastic gastight, an insulation and a cladding layers of cloths piled in sequence, followed by combining them into one piece by means of high frequency melting technology, and the covering cloth thus features air barrier and heat preservation which substantially boosts the heat efficiency of the sauna apparatus. | 08-19-2010 |
20130078591 | Anti-scald protection apparatus for air heater - The present invention relates to an anti-scald protection apparatus for an air heater having a grid anti-scald cover installed and fixed in front of a wind outlet net in front of a wind outlet of the air heater, and a distance is maintained between the anti-scald cover and the wind outlet net to protect users from being burned by touching the wind outlet net accidentally and achieve a safety protection effect. | 03-28-2013 |
Chih-Ching Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20150114460 | CONDUCTIVE COMPOSITION AND APPLICATIONS THEREOF - The present invention relates to a conductive composition, comprising: poly-(3,4-ethylenedioxythiophene): poly-(styrenesulfonic acid); and a surfactant; in which the surfactant has a concentration of 1 to 10% by weight based on the total weight of the composition, and the conductive composition does not comprise any metal component. The present invention also relates to a cathode catalyst layer prepared by said conductive composition, and a method for preparing a cathode catalyst layer with said conductive composition. | 04-30-2015 |
Chih-Han Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20110157692 | OBJECTIVE-TYPE DARK-FIELD ILLUMINATION DEVICE FOR MICROFLUIDIC CHANNEL - An objective-type dark-field illumination device for a microfluidic channel is provided and includes an optical stop having a pair of symmetric curved slits used to adjust the optical path and inner numerical aperture of a dark-field light source generated by the device. The dark-field illumination can focus on a smaller spot to illuminate a sample in the microfluidic channel by matching a pin-hole combined with a transmitter objective lens. The optical path and smaller spot is advantageous to solve the problem of a traditional dark-field illumination that may generate background light noise scattered from inner walls of the microfluidic channel to lower the image contrast. Therefore, the signal or image resolution of capturing the scattered light and/or emitted fluorescent light emitted from the sample in the microfluidic channel can be enhanced. Meanwhile, the device can simultaneously excite and detect multiple fluorescent samples with different excited wavelengths in the microfluidic channel. | 06-30-2011 |
Chih-Hsiung Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20120090676 | THIN-FILM SOLAR CELL AND METHOD FOR MANUFACTURING THE SAME - A thin-film solar cell and a method for manufacturing the same are presented, in which the dopant concentration turns low in a sloping way. The solar cell includes a substrate, a first contact region, a photoelectric conversion layer, and a second contact region. The first contact region a photoelectric conversion layer, and a second contact region are disposed on the substrate. At least one of the first contact region and the second contact region contains an N-type dopant, and the concentration of the N-type dopant is decreased gradually in a direction towards the photoelectric conversion layer. Through the thin-film solar cell and the method for manufacturing the same, the conversion efficiency of the solar cell is improved, and the thin-film solar cell and the manufacturing method are capable of being integrated with an existing manufacturing process of a solar cell, thereby simplifying the manufacturing process and reducing the cost. | 04-19-2012 |
20120103413 | THIN-FILM SOLAR CELL AND METHOD FOR FABRICATING THE SAME - A thin-film solar cell includes a body and a polymer layer. The body includes a first electrode layer, a photoelectric conversion layer, and a second electrode layer, and the polymer layer includes a hardening material and an interface material. The photoelectric conversion layer is disposed between the first electrode layer and the second electrode layer, and the polymer layer surrounds the photoelectric conversion layer, in which the interface material is used for bonding to the hardening material and the photoelectric conversion layer respectively. Therefore, the thin-film solar cell may reduce the Staebler-Wronski Effect generated by the photoelectric conversion layer in the photoelectric conversion procedure. Accordingly, the photoelectric conversion efficiency is improved. | 05-03-2012 |
20120204936 | COLOR BUILDING-INTEGRATED PHOTOVOLTAIC (BIPV) PANEL - In one aspect of the present invention, a photovoltaic panel includes a substrate, a reflective layer formed on the substrate, a first conductive layer formed on the reflective layer, an active layer formed on the first conductive layer, and a second conductive layer formed on the active layer. The reflective layer has an index of refraction and a thickness such that the reflectance spectrum of the photovoltaic device for light incident on the substrate has a maximum in a selected wavelength range in the visible spectrum. | 08-16-2012 |
20120227782 | LOW VOLTAGE THIN FILM PHOTOVOLTAIC MODULE - In one aspect of the present invention, a photovoltaic module includes a plurality of sub-modules. Each sub-module includes a plurality of photovoltaic cells spatially arranged as an array, each cell having first and second conductive layers sandwiching an active layer therebetween. The cells in each sub-module are electrically connected to each other in series. Each sub-module further includes positive and negative electrodes formed on the second conductive layers of the first and last cells, respectively, in a respective sub-module. The positive electrode of each sub-module is electrically connected to each other and the negative electrode of each sub-module is electrically connected to each other such that the plurality of sub-modules is electrically connected in parallel. The plurality of sub-modules is spatially arranged next to each other as an array such that at least one sub-module is spatially separated from its immediately next sub-module by a gap. | 09-13-2012 |
Chih-Wing Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20080233488 | Mask with hydrophobic surface - A mask with hydrophobic surface. The mask includes a substrate, a plurality of patterns formed on the substrate, and a self-assembled monolayer (SAM) formed on the substrate exposed by the patterns. The self-assembled monolayer includes an alkyltrichlorosilane-based layer such as octadecyltrichlorosilane (OTS) or perfluorodecyltrichlorosilane (FDTS) and formed by vapor process or solution process. | 09-25-2008 |
Chih-Yung Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20140202851 | BORON-DOPED ZINC OXIDE SPUTTERING TARGET AND ITS APPLICATION - A boron-doped zinc oxide sputtering target, BZO sputtering target, is provided to deposit a BZO film by direct current sputtering. The BZO sputtering target has an amount of B/(B+Zn) ranging from 1.15 atomic % to 6.74 atomic % and a second phase ranging from 2% to 25% relative to a total area of the matrix phase and the second phase. Accordingly, a BZO film having a transmittance higher than 80% within a wavelength from 400 nanometers to 1100 nanometers and a resistivity less than 1×10 | 07-24-2014 |
Ching-Hung Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20110173512 | MEMORY AND METHOD FOR CHECKING READING ERRORS THEREOF - A method for checking reading errors of a memory includes the following steps. A first data fragment is received. A first count index according to the first data fragment is generated, wherein the first count index is corresponding to a quantity of one kind of binary value in the first data fragment. The first data fragment is written into the memory. The first data fragment is read from the memory as a second data fragment. A second count index is generated according to the second data fragment. The first count index is compared with the second count index. | 07-14-2011 |
Chin-Tien Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20100182307 | OUTPUT BUFFERING CIRCUIT, AMPLIFIER DEVICE, AND DISPLAY DEVICE WITH REDUCED POWER CONSUMPTION - An output buffering circuit of a driver device for a display includes a first amplifier circuit having a first input stage, coupled between an upper power supply and a lower power supply, and a first output stage, coupled between the upper power supply and a first intermediate power supply that is greater than the lower power supply, and a second amplifier circuit having a second input stage coupled between the upper power supply and the lower power supply, and a second output stage coupled between a second intermediate power supply that is lower than the upper power supply and the lower power supply. | 07-22-2010 |
20110032240 | BUFFERING CIRCUIT WITH REDUCED DYNAMIC POWER CONSUMPTION - A buffering circuit with reduced power consumption is provided. The output buffering circuit includes first and second amplifier circuits. The first amplifier circuit includes a first input stage and a first output stage both coupled between a first power voltage and a second power voltage lower than the first power voltage, and an assistant discharging unit configured to provide a discharging current flowing from a first output node to a first intermediate power voltage during a discharging operation of the first amplifier circuit. The second amplifier circuit includes a second input stage and a second output stage both coupled between the first power voltage and the second power voltage, and an assistant charging unit configured to provide a charging current flowing from a second intermediate power voltage to a second output node during a charging operation of the second amplifier circuit. The first and second amplifier circuits can have reduced output voltage ranges and hence reduced total power consumption. | 02-10-2011 |
Chung Tai Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20090254153 | Horizontal sauna device - A horizontal sauna device mainly includes a controller used to command a positive temperature coefficient thermistor (PTC). The controller has two using modes, a sleep mode and a sweat mode. The maximal power value of the sleep mode is designed with one that is not to make a user awaken by swelter. The sweat mode is allowed to run with a larger maximal power value but strictly limited within a certain period of using time. So, with the sleep mode, a user can comfortably sleep for a long period of time, and with the sweat mode, a user can be prevented from dehydrated as it is restricted in using time. | 10-08-2009 |
20100066481 | PTC thermistor - A PTC thermistor includes two electric conducting plates connected with different electrodes and an intermediate insulating plate clamped between the two electric conducting plates. The intermediate insulating plate has its surface bored with openings at locations respectively corresponding with those of each PTC thermal resistance member for the PTC thermal resistance member to be engaged therein. The intermediate insulating plate can surely separate and insulate the two different-electrode electric conducting plates and stably fix the PTC thermal resistance members in position. | 03-18-2010 |
20100205736 | Sauna apparatus - A sauna apparatus is disclosed. The covering cloth of the sauna apparatus has at least a plastic gastight, an insulation and a cladding layers of cloths piled in sequence, followed by combining them into one piece by means of high frequency melting technology, and the covering cloth thus features air barrier and heat preservation which substantially boosts the heat efficiency of the sauna apparatus. | 08-19-2010 |
Chun-Li Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20130321773 | Optometric Automatic Test Device and Method - An optometric automatic test device and method for a lens are provided to perform image capturing and reading with an image analysis technique, perform automatic focusing by automated control technology rather than by the test worker's operation, and enable two tests, namely refractive power test and astigmatism test, to be performed on eyeglass lenses automatically, so as to greatly reduce the errors caused by the test worker's operation and enhance test efficiency. | 12-05-2013 |
Fang-Chen Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20080240243 | Method for estimating a motion vector - A method for estimating a motion vector is provided. The method is for estimating a motion vector for a current block with reference to a number of candidate blocks in a reference frame. The method includes the steps of: firstly, determine an error between the current block and each candidate blocks according to an error function. The error function combining a DC difference and a couple of AC differences between the current block and each candidate blocks. Then, determine the candidate block having the lowest error as a matching block of the current block. Next, determine the motion vector for the current block based on a displacement between the current block and the matching block. | 10-02-2008 |
20090238198 | Packing Switching System and Method - A packing switching system and method is disclosed. A pipelined processor processes image pixels to generate a number of bit streams. Subsequently, a packing unit packs the bit streams into packets in a way that the bit stream or streams with minimum pixel order number are packed before other bit stream or streams. | 09-24-2009 |
Feng-Sheng Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20120205584 | METHOD FOR PRODUCING A MAGNESIUM-ALPHA-SIALON-HOSTED PHOSPHOR - A method for producing a phosphor includes: providing a blend composed of: (i) a magnesium source; (ii) a silicon source; (iii) an aluminum source; (iv) an oxygen source; (v) a solid nitrogen source; (vi) an ammonium halide; and (vii) an activator ion source; coating the blend with an initiator to obtain a tablet; placing the tablet in a heat insulator; placing a ceramic powder between the tablet and the heat insulator; and heating the tablet to obtain a magnesium-alpha-SiAlON-hosted phosphor. | 08-16-2012 |
Han Chao Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20110273280 | MEDICAMENT REMINDER DEVICE - A medicament reminder device for reminding patients to ingest or administer medicaments includes an output ( | 11-10-2011 |
Hsien-Chang Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20110244595 | BIOMEDICAL CHIP FOR BLOOD COAGULATION TEST, METHOD OF PRODUCTION AND USE THEREOF - In a biomedical chip for blood coagulation tests and its manufacturing method and use, the biomedical chip comprises a substrate layer, a middle layer, and a cap layer, engaged and stacked with each other to define a microfluidic channel which has a first inlet and an outlet of the microfluidic channel respectively. A mixing interval is expanded outward from the microfluidic channel and interconnected to a second inlet, and has an interconnect portion and a capillary portion disposed between the substrate layer and the cap layer, and more specifically disposed around the periphery of the interconnect portion. With the biomedical chip having the substrate layer and cap layer made of a hydrophilic material, the blood and the reagent can be driven automatically by the capillary force of the microfluidic channel to flow and mix with each other, and the hydrophilic capillary force can be permanently maintained. | 10-06-2011 |
Hsuan-Cheng Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20090121498 | Door Lock with Adjustable Mounting Posts - A door lock includes a casing mounted in a bare of a door. The casing includes inner and outer coupling seats to which inner and outer mounting plates are mounted respectively. The outer coupling plate includes two diametrically opposed slots located outside the bore of the door. The inner mounting plate includes a plurality of pairs of diametrically opposed holes. The inner mounting plate is rotatable relative to the inner coupling seat to a position in which one of the plurality of pairs of holes is aligned with the slots. Two mounting posts are extended through the slots and through two through-holes in the door. Each mounting post is slideably received in one of the slots, allowing the mounting posts to move toward or away from each other until a spacing between the mounting posts is equal to that between the two through-holes of the door. | 05-14-2009 |
Huicheng Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20150044842 | Integrating Junction Formation of Transistors with Contact Formation - A method includes forming a gate stack over a semiconductor region, depositing an impurity layer over the semiconductor region, and depositing a metal layer over the impurity layer. An annealing is then performed, wherein the elements in the impurity layer are diffused into a portion of the semiconductor region by the annealing to form a source/drain region, and wherein the metal layer reacts with a surface layer of the portion of the semiconductor region to form a source/drain silicide region over the source/drain region. | 02-12-2015 |
20150147880 | CONTACT STRUCTURE AND FORMATION THEREOF - A semiconductor device and methods of formation are provided. A semiconductor device includes an annealed cobalt plug over a silicide in a first opening of the semiconductor device, wherein the annealed cobalt plug has a repaired lattice structure. The annealed cobalt plug is formed by annealing a cobalt plug at a first temperature for a first duration, while exposing the cobalt plug to a first gas. The repaired lattice structure of the annealed cobalt plug is more regular or homogenized as compared to a cobalt plug that is not so annealed, such that the annealed cobalt plug has a relatively increased conductivity or reduced resistivity. | 05-28-2015 |
20150162330 | SEMICONDUCTOR DEVICE WITH CONFORMAL DOPING AND METHOD OF MAKING - A semiconductor arrangement is provided. The semiconductor arrangement includes a first semiconductor device. The first semiconductor device includes a first active region having a first doped region and a second doped region over the first doped region. The second doped region includes a first bottom portion and a first sidewall. The first bottom portion includes a first bottom portion inner surface, a first bottom portion outer surface, a first bottom portion height and a first bottom portion width. The first sidewall includes a first sidewall inner surface, a first sidewall outer surface, a first sidewall width and a first sidewall height, the first sidewall height greater than the first bottom portion height. A method of making a semiconductor device is also provided. | 06-11-2015 |
Hui-Cheng Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20150021757 | Systems and Methods for Reducing Contact Resistivity of Semiconductor Devices - Systems and methods are provided for reducing a contact resistivity associated with a semiconductor device structure. A substrate including a semiconductor region is provided. One or more dielectric layers are formed on the semiconductor region, the one or more dielectric layers including an element. A gaseous material is applied on the one or more dielectric layers to change a concentration of the element in the one or more dielectric layers. A contact layer is formed on the one or more dielectric layers to generate a semiconductor device structure. The semiconductor device structure includes the contact layer, the one or more dielectric layers, and the semiconductor region. A contact resistivity associated with the semiconductor device structure is reduced by changing the concentration of the element in the one or more dielectric layers. | 01-22-2015 |
20150069467 | DELTA DOPING LAYER IN MOSFET SOURCE/DRAIN REGION - A transistor includes a gate terminal, a source terminal and a drain terminal. At least one of the source and drain terminals has a layered configuration that includes a terminal layer and an intervening layer. The terminal layer has a top surface and a bottom surface. The intervening layer is located within the terminal layer, between and spaced from the top and bottom surfaces, is oriented to be perpendicular to current flow, and is less than one tenth the thickness of the terminal layer. The terminal layer and the intervening layer include a common semiconductive compound and a common dopant, with a concentration of the dopant in the intervening layer being over ten times an average concentration of the dopant in the terminal layer. | 03-12-2015 |
20150194423 | SEMICONDUCTOR DEVICE WITH MULTIPLE THRESHOLD VOLTAGE AND METHOD OF FABRICATING THE SAME - According to an exemplary embodiment, a chip is provided. The chip includes a first vertical device having a first threshold and second vertical device having a second threshold. The first vertical device includes a first source; a first channel over the first source; a first drain over the first channel; a first conductive layer adjacent to the first channel; and a first gate adjacent to the first conductive layer. The second vertical device includes a second source; a second channel over the second source; a second drain over the second channel; a second conductive layer adjacent to the second channel; and a second gate adjacent to the second conductive layer. | 07-09-2015 |
20150194497 | METHOD OF FORMING CHANNEL OF GATE STRUCTURE - A method of forming a channel of a gate structure is provided. A first epitaxial channel layer is formed within a first trench of the gate structure. A dry etching process is performed on the first epitaxial channel layer to form a second trench. A second epitaxial channel layer is formed within the second trench. | 07-09-2015 |
20150228483 | METHOD OF FORMING MOSFET STRUCTURE - A method of forming a MOSFET structure is provided. In the method, an epitaxial layer is formed. A cap layer is formed above the epitaxial layer. A first trench is formed above the epitaxial layer. A protection layer is deposited within the first trench. The protection layer is a material selected from the group consisting of germanium and silicon-germanium. | 08-13-2015 |
20150228718 | VERTICAL STRUCTURE AND METHOD OF FORMING SEMICONDUCTOR DEVICE - According to an exemplary embodiment, a method of forming a semiconductor device is provided. The method includes: providing a vertical structure over a substrate; forming an etch stop layer over the vertical structure; forming an oxide layer over the etch stop layer; performing chemical mechanical polishing on the oxide layer and stopping on the etch stop layer; etching back the oxide layer and the etch stop layer to expose a sidewall of the vertical structure and to form an isolation layer; oxidizing the sidewall of the vertical structure and doping oxygen into the isolation layer by using a cluster oxygen doping treatment. | 08-13-2015 |
20150228721 | FIN STRUCTURE AND METHOD FOR FORMING THE SAME - According to an exemplary embodiment, a method of forming a fin structure is provided. The method includes the following operations: etching a first dielectric layer to form at least one recess and a first core portion of a fin core; form an oxide layer as a shallow trench isolation layer in the recess; etching back the oxide layer to expose a portion of the fin core; and forming a fin shell to cover a sidewall of the exposed portion of the fin core. | 08-13-2015 |
20150263094 | SEMICONDUCTOR DEVICES WITH CORE-SHELL STRUCTURES - A device structure includes: a core structure formed on a support, and a shell material formed on the core structure and surrounding at least part of the core structure. The shell material and the core structure are configured to form a quantum-well channel in the shell material. | 09-17-2015 |
20150333152 | VERTICAL STRUCTURE AND METHOD OF FORMING THE SAME - According to an exemplary embodiment, a method of forming a vertical structure is provided. The method includes the following operations: providing a substrate; providing the vertical structure with a source and a channel over the substrate; forming a spacer over the vertical structure; etching a portion of the spacer to expose the source; forming a first metal layer over the vertical structure; and thermal annealing the first metal layer to form a bottom silicide penetrating the source; and substantially removing the spacer. | 11-19-2015 |
20160027917 | VERTICAL STRUCTURE AND METHOD OF FORMING SEMICONDUCTOR DEVICE - According to an exemplary embodiment, a method of forming a semiconductor device is provided. The method includes: providing a vertical structure over a substrate; forming an etch stop layer over the vertical structure; forming an oxide layer over the etch stop layer; performing chemical mechanical polishing on the oxide layer and stopping on the etch stop layer; etching back the oxide layer and the etch stop layer to expose a sidewall of the vertical structure and to form an isolation layer; oxidizing the sidewall of the vertical structure and doping oxygen into the isolation layer by using a cluster oxygen doping treatment. | 01-28-2016 |
20160064493 | FIN STRUCTURE AND METHOD FOR FORMING THE SAME - According to an exemplary embodiment, a method of forming a fin structure is provided. The method includes the following operations: etching a first dielectric layer to form at least one recess and a first core portion of a fin core; form an oxide layer as a shallow trench isolation layer in the recess; etching back the oxide layer to expose a portion of the fin core; and forming a fin shell to cover a sidewall of the exposed portion of the fin core. | 03-03-2016 |
Jang-Yang Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20090312317 | COUMARIN COMPOUNDS AND THEIR USE FOR TREATING CANCER - Coumarin compounds of formula (I): | 12-17-2009 |
Jean-Yang Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20140135272 | NOVEL ZINC FINGER-LIKE PEPTIDE COMPOSITIONS AS POTENT AGENTS IN CANCER PREVENTION AND TREATMENT - A zinc finger-like peptide for treating cancer, a pharmaceutical composition containing the zinc finger-like peptide and a method for treating cancer are disclosed. In the present invention, the zinc finger-like peptide for treating cancer comprises: at least seven amino acids, wherein the sequence of the at least seven amino acids has 85-100% similarity to a sequence represented by SEQ ID NO: 1. | 05-15-2014 |
Jeng-Dau Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20080285196 | OVER-VOLTAGE INDICATOR AND RELATED CIRCUIT AND METHOD - Over-voltage indicator and related circuit and method. The over-voltage indicator can work with an I/O circuit of a chip for detecting over-voltage in an I/O pad and providing an indication signal accordingly. When over-voltage does not happen, the over-voltage indicator continues to detect a signal level of the I/O pad and keeps the indication signal low. Once over-voltage is detected, the over-voltage indicator pauses detecting, asserts a high level in the indication signal, and periodically resumes detecting until end of over-voltage is detected. With informing provided by the indication signal, a core cell of the chip can perform proper operation to reduce potential damage caused by over-voltage. | 11-20-2008 |
Jui-Chun Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20120305959 | LIGHT-EMITTING DIODE DEVICE AND METHOD FOR MANUFACTURING THE SAME - A light-emitting diode (LED) device, includes a substrate, having a first and a second surfaces, a first bonding layer, disposed on the first surface, a first epitaxial structure, having a third and a fourth surfaces and comprising a first and a second groove, wherein the first epitaxial structure comprises a second electrical type semiconductor layer, an active layer and a first electrical type semiconductor layer sequentially stacked on the first bonding layer, and the first groove extends from the fourth surface to the first electrical type semiconductor layer via the active layer, the second groove extends from the fourth surface to the third surface, a first electrical type conductive branch, a first electrical type electrode layer, an insulating layer, filled in the first and the second grooves, and a second electrical type electrode layer, electrically connected to the second electrical type semiconductor layer. | 12-06-2012 |
20130092955 | LIGHT EMITTING DIODE AND FABRICATING METHOD THEREOF - A light-emitting diode (LED) and fabricating method thereof. The method includes: providing a first substrate and forming an epitaxial portion on the first substrate; forming at least one reflection layer on the epitaxial portion; forming a metal barrier portion on the reflection layer; etching the epitaxial portion and the barrier portion by a first etching process, so as to form a plurality of epitaxial layers and a plurality of metal barrier layers, an etch channel is formed between adjacent epitaxial layers, and each metal barrier layer enwraps a corresponding reflection layer and covers all of a surface of a corresponding epitaxial layer; forming a first bonding layer on the metal barrier layer; and forming a second substrate on the first bonding layer and removing the first substrate. | 04-18-2013 |
20130146934 | LIGHT-EMITTING DIODE DEVICE - A light-emitting diode device includes a substrate, an epitaxial layer and a first electrode. The epitaxial layer is disposed on the substrate. The first electrode is disposed on the epitaxial layer and includes a connecting portion and a conductive finger. The conductive finger has a first end and a second end, and the first end is connected to the connecting portion. At least one portion of the conductive finger is tapered along an extending direction of the conductive finger. | 06-13-2013 |
Jung-Wei Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20120086350 | FULL-BRIDGE ELECTRONIC BALLAST HAVING SIMPLIFIED CONTINUOUS-CONDUCTION-MODE CHARGE PUMP PFC CIRCUIT - The configurations of an electronic ballast are provided in the present invention. The proposed electronic ballast includes a filter circuit having a first and a second output terminals, a rectifier circuit having a first input terminal, a second input terminal coupled to the second output terminal of the filter circuit, and a first output terminal, and a continuous-conduction-mode charge pump PFC circuit including a first inductor having a first terminal coupled to the first input terminal and a second terminal coupled to the first output terminal of the filter circuit, a second inductor having a first terminal and a first capacitor having a first terminal coupled to the first terminal of the first inductor and a second terminal coupled to the first terminal of the second inductor. | 04-12-2012 |
Li-Chiao Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20120107941 | REAL-TIME MONITOR SOLID PHASE PEPTIDE SYNTHESIS BY MASS SPECTROMETRY - Provided are systems, apparatus, materials and methods for directly monitoring products and intermediates of solid phase chemical synthesis such as solid phase peptide synthesis. | 05-03-2012 |
20120296068 | Peptide Chromatographic Purification Assisted by Combining of Solubility Parameter and Solution Conformation Energy Calculations - A method of purifying a compound from a mixture through a chromatographic column loaded with a column adsorbent. The method comprises: | 11-22-2012 |
Ming-Hui Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20160027683 | Shallow Trench Isolation Structures in Semiconductor Device and Method for Manufacturing the Same - Shallow trench isolation structures in a semiconductor device and a method for manufacturing the same. The method include steps hereinafter. A substrate is provided with a pad oxide layer and a first patterned photoresist layer thereon. A first trench is formed in the substrate corresponding to the first patterned photoresist layer. A first dielectric layer is deposited in the first trench and on the substrate. A second patterned photoresist layer is provided to form an opening in the first dielectric layer and a second trench in the substrate corresponding to the second patterned photoresist layer. A second dielectric layer is deposited covering the first trench and the second trench in the substrate and the first dielectric layer on the substrate. The second dielectric layer is removing by chemical-mechanical polishing until the first dielectric layer is exposed. The first dielectric layer on the substrate selectively is removed. | 01-28-2016 |
20160086843 | Shallow Trench Isolation Structures in Semiconductor Device and Method for Manufacturing the Same - Shallow trench isolation structures in a semiconductor device and a method for manufacturing the same. The method includes steps hereinafter. A substrate is provided with a pad oxide layer and a first patterned photoresist layer thereon. A first trench is formed in the substrate corresponding to the first patterned photoresist layer. A first dielectric layer is deposited in the first trench and on the substrate. A second patterned photoresist layer is provided to form an opening in the first dielectric layer and a second trench in the substrate corresponding to the second patterned photoresist layer. A second dielectric layer is deposited to cover the first trench and the second trench in the substrate and the first dielectric layer on the substrate. The second dielectric layer is removed by chemical-mechanical polishing until the first dielectric layer is exposed. The first dielectric layer on the substrate is selectively removed. | 03-24-2016 |
Ming-Min Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20150118290 | METHOD FOR REDUCING ESTABLISHED METASTATIC TUMOR BY PHARMACEUTICAL COMPOSITION CONTAINING POLYPEPTIDE - A method for reducing an established metastatic tumor, comprising administering an effective amount of a pharmaceutical composition to a subject in need, wherein the pharmaceutical composition comprises a polypeptide of a fibronectin-binding domain of dipeptidyl peptidase IV having a maltose-binding protein (MBP) fused at an N-terminal thereof, a cross-linking molecule, an active agent, and a pharmaceutically acceptable carrier. | 04-30-2015 |
Ming-Shi Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20080311115 | ANTI-IL-20 ANTIBODY AND ITS USE IN TREATING IL-20 ASSOCIATED INFLAMMATORY DISEASES - This invention features an antibody specifically binding to human IL-20 (e.g., mAb 7E and a equivalent thereof) and its use in treating an IL-20 associated inflammatory disease, such as atherosclerosis, RA, psoriasis, psoriatic arthritis, bacteria-induced gastric ulcer, and acute renal failure. | 12-18-2008 |
20090048432 | ANTI-IL-20 ANTIBODY AND ITS USE IN TREATING IL-20 ASSOCIATED INFLAMMATORY DISEASES - This invention features an antibody specifically binding to human IL-20 (e.g., mAb 7E and a equivalent thereof) and its use in treating an IL-20 associated inflammatory disease, such as atherosclerosis, RA, psoriasis, psoriatic arthritis, bacteria-induced gastric ulcer, and acute renal failure. | 02-19-2009 |
20100086548 | Use of Anti-IL-20 Antibody for Treating Rheumatoid Arthritis and Osteoporosis - Treatment of rheumatoid arthritis and osteoporosis using an anti-IL-20 antibody 7E, and optionally, in combination with an etanercept polypeptide. | 04-08-2010 |
20100086549 | Use of Anti-IL-20 Antibody for Treating Stroke - Treatment of stroke with an antibody specific to IL-20, e.g., monoclonal antibody 7E. | 04-08-2010 |
20110002925 | Use of Anti-IL-20 Antibody for Treating Rheumatoid Arthritis and Osteoporosis - Treatment of rheumatoid arthritis and osteoporosis using an anti-IL-20 antibody 7E, and optionally, in combination with an etanercept polypeptide. | 01-06-2011 |
20110064731 | Use of IL-20 Antagonists for Treating Rheumatoid Arthritis and Osteoporosis - The invention features methods and compositions for preventing or treating rheumatoid arthritis and osteoporosis by administering an antagonist of IL-20. The IL-20 antagonist may be an anti-IL-20 antibody, such as mAB 7E, that is capable of binding human IL-20 and blocking IL-20 interaction with its receptors. | 03-17-2011 |
20110305698 | Treating Breast Cancer and Inhibiting Cancer-Associated Bone loss with Anti-IL-20 Antibody - Use of an anti-IL-20 antibody, either alone or in combination with an anti-RANKL antibody, for treating breast cancer and inhibiting cancer-associated bone loss. | 12-15-2011 |
20110305699 | Treating Oral Cancer with Anti-IL-20 Antibody - Treating oral cancer with an anti-IL-20 antibody. | 12-15-2011 |
20120034208 | Treating Breast Cancer with Anti-IL-19 Antibody - Use of an anti-IL-19 antibody for treating breast cancer, either alone or in combination with an anti-IL-20 and/or anti-IL-20R1 antibody. | 02-09-2012 |
20120034224 | Treating Rheumatoid Arthritis with Anti-IL-19 Antibody - Treating rheumatoid arthritis with an anti-IL-19 antibody, optionally in combination with another anti-RA agent. | 02-09-2012 |
20120034225 | Suppressing Bone Loss with Anti-IL-19 Antibody - A method of suppressing bone loss with an anti-IL-19 antibody, optionally in combination with an anti-IL-20 antibody or an anti-RANKL antibody. | 02-09-2012 |
20130084290 | Antibodies to Thymic Stromal Lymphopoietin (TSLP) Receptor Molecules and Uses Thereof - The present invention provides Thymic Stromal Lymphopoietin Receptor (TSLPR) polypeptides and nucleic acid molecules encoding the same. The invention also provides selective binding agents, vectors, host cells, and methods for producing TSLPR polypeptides. The invention further provides pharmaceutical compositions and methods for the diagnosis, treatment, amelioration, and/or prevention of diseases, disorders, and conditions associated with TSLPR polypeptides. | 04-04-2013 |
Ming-Wen Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20110285918 | Television Antenna System that can Read and Play Multimedia Video and Audio Information - A television antenna system includes a box-shaped television antenna receiver, an antenna mounted in the television antenna receiver and connected with a television to transmit television signals to the television, a multimedia interface mounted in the television antenna receiver, and a RF modulator mounted in the television antenna receiver and connected between the multimedia interface and the television to transmit audio/video signals from the multimedia interface to the television. Thus, the multimedia interface is connected with the television through the RF modulator. When in use, the television co-operates with the television antenna system to play the audio/video signals of an external multimedia equipment by operation of the multimedia interface, so that the external multimedia information is directly played in the television without having to be played in the computer. | 11-24-2011 |
Min-Yi Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20080197351 | TESTKEY DESIGN PATTERN FOR GATE OXIDE - A testkey design pattern includes a least one conductive contact, at least one conductive line of a first width vertically and electrically connected to the conductive contact, and at least one pair of source and drain respectively directly connected to each side of the conductive line. The pair of source and drain and part of the conductive line of a first length directly connected to the source and drain form an electronic device. The testkey design patterns are advantageous in measuring capacitance with less error and for better gate oxide thickness extraction. | 08-21-2008 |
Pei-Hua Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20120218072 | PIPELINE MONITORING SYSTEM - A pipeline monitoring system includes at least one power generating device and at least one information device. The at least one power generating device generates electric power by movement of the fluid in the pipeline so as to power the at least one information device which then sends a signal and the monitors judges the problem of the pipeline according the signal, such that the maintenance is timely provided. | 08-30-2012 |
20150096555 | ADMINISTRATION METHOD FOR A MEDICAL SPRAY INHALER AND THE MEDICAL SPRAY INHALER - An administration method for a medical spray inhaler and the medical spray inhaler, which utilizes an inhaling sensing unit to sense an air flow change for generating an inhaling signal after a user inhales by an inhaler body. A control unit is then used to receive the inhaling signal and calculate a delay time. After the delay time, the control unit outputs a control instruction to control a medicine container disposed on the inhaler body to spray a medical spray and concurrently records the ventilation volume per inhalation of the user. | 04-09-2015 |
Ray-Chi Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20160044256 | METHOD OF ADAPTIVELY REDUCING POWER CONSUMPTION AND AN IMAGE SENSOR THEREOF - A method of adaptively reducing power consumption in an image sensor includes using an electronic rolling shutter to reset pixels of the image sensor row by row. Signal charges are read out from the pixels row by row, followed by obtaining an integration time and a frame height. A power-saving signal is generated when the integration time is substantially greater than the frame height, and at least a circuitry that is not required to operate during an active period of the power-saving signal is turned off. | 02-11-2016 |
20160065872 | IMAGE SENSOR - An image sensor includes readout circuits coupled to read out integrated light signals from pixels via bitlines respectively. Each readout circuit includes a correlated double sampling (CDS) circuit, followed by an analog-to-digital converter (ADC). At least two pixels of a row share a bitline and an associated readout circuit. The ADC operates concurrently with the CDS circuit, such that their operating periods are substantially overlapped with each other. | 03-03-2016 |
Shou-Xuan Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20160136766 | CLAMPING AND POSITIONING DEVICE AND OPERATION METHOD THEREOF - A clamping and positioning device includes a base, a rotary member, a moving assembly and an elastic member. The rotary member is rotatably disposed on the base and includes a stopping surface facing the base. The moving assembly includes a moving member movably disposed on the base to have a first and a second position. When being at the first position, the moving member is pressed against the rotary member to allow the stopping surface to apply a normal force to the base; when being at the second position, a gap is formed between the moving member and the rotary member so the normal force applied by the stopping surface of the rotary member is released from the base. The elastic member has two ends connected to the base and the moving member, respectively. The elastic member normally causes the moving member to be at the first position. | 05-19-2016 |
Shuang-Yuan Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20140238837 | CONTINUOUS TYPE WASTEWATER PURIFYING DEVICE - A continuous type wastewater purifying device includes a wastewater tank defining a predetermined level of wastewater received in the wastewater tank. A purifying piping unit is mounted on a base and includes a wastewater pipe, a purified water pipe, and at least one heat conduction pipe having an inlet end and an outlet end respectively connected to and in communication with the wastewater pipe and the purified water pipe. The wastewater pipe has a first height from a mounting portion of the base in a height direction. The purified water pipe has a second height from the mounting portion in the height direction. The second height is greater than the first height. The inlet end and the outlet end of the at least one heat conduction pipe has a height difference therebetween. The outlet end of the at least one heat conduction pipe is higher than the predetermined level. | 08-28-2014 |
Soon-Jyh Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20090112499 | DEVICE FOR JITTER MEASUREMENT AND METHOD THEREOF - The device for jitter measurement and a method thereof are provided. The device for jitter measure includes a signal retrieving module, a signal amplifying module, an edge detecting module, and a time-to-digital converting module. The signal retrieving module receives a signal-under-test, and retrieves a first pulse signal having a pulse width equal to a period of the signal-under-test. The signal amplifying module amplifies the pulse width of the first pulse signal and thereby generates a second pulse signal. The edge detecting module detects a rising edge and a falling edge of the second pulse signal, and generates a first indication signal and a second indication signal according to the respective detected results. The time-to-digital converting module converts the pulse width of the second pulse signal existed in time domain to a digital signal according to the first indication signal and the second indication signal. | 04-30-2009 |
20100085225 | SUCCESSIVE APPROXIMATION ADC WITH BINARY ERROR TOLERANCE MECHANISM - A successive approximation ADC is disclosed. A comparator receives and compares a sampled input signal and an output of a DAC. Non-binary successive approximation register (SAR) control logic controls sampling of the input signal and controls a sequence of comparisons based on comparison result of the comparator. The SAR control logic controls each comparison when signal or charge in the DAC has not been completely settled. A binary-error-tolerant corrector is then used to compensate the sampling error. | 04-08-2010 |
20100085227 | Stage-Resolution Scalable Opamp-Sharing Technique for Pipelined/Cyclic ADC - An analog-to-digital converter (ADC) for pipelined ADCs or cyclic ADCs is disclosed. The ADC includes at least one pair of two stages connected in series, and the two stages have different bits of resolution. An amplifier is shared by the pair of two stages such that the two stages operate in an interleaved manner. Accordingly, this stage-resolution scalable opamp-sharing technique is adaptable for pipelined ADC or cyclic ADC, which substantially reduces power consumption and increases operating speed. | 04-08-2010 |
20100134173 | INTEGRATOR-BASED COMMON-MODE STABILIZATION TECHNIQUE FOR PSEUDO-DIFFERENTIAL SWITCHED-CAPACITOR CIRCUITS - A pseudo-differential switched-capacitor circuit using integrator-based common-mode stabilization technique is disclosed. A pseudo-differential switched-capacitor circuit with the differential floating sampling (DFS) technique has a common-mode gain value of one (1). An integrator is electrically coupled to the differential positive/negative outputs of the DFS circuit, and the integrator feeds back integrator output to the DFS circuit by detecting common-mode voltage disturbance at the differential positive output (V | 06-03-2010 |
20110261604 | MEMORY CELL AND AN ASSOCIATED MEMORY DEVICE - A memory cell includes a pair of sub-cells, each including an access transistor, a storage transistor, and an isolation transistor that are serially coupled in sequence with their source/drain connected. The isolation transistor is shared with a sub-cell of an adjacent memory cell and always turned off, wherein the storage transistor is always turned on. A wordline is coupled to a gate of the access transistor of each sub-cell, and complementary bit lines are respectively coupled to sources/drains of the access transistors of the pair of sub-cells, such that data bit may be accessed between the bit line and the corresponding storage transistor through the corresponding access transistor. | 10-27-2011 |
20120112944 | MULTIPLYING DAC AND A METHOD THEREOF - The present invention is directed to a multiplying digital-to-analog converter (MDAC) and its method. First ends of capacitors are electrically coupled to an inverting input node of an amplifier, wherein two of the capacitors are alternatively configured as a feedback capacitor. Each capacitor is composed of at least two sub-capacitors. Second ends of capacitors are electrically coupled to an input signal via a number of sampling switches, and the second ends of the capacitors are electrically coupled to DAC voltages respectively via a number of amplifying switches. A sorting circuit is configured to sort the sub-capacitors, wherein the sorted sub-capacitors are then paired in a manner such that variance of mismatch among the sub-capacitors is thus averaged. | 05-10-2012 |
20120274489 | SUCCESSIVE APPROXIMATION REGISTER ADC WITH A WINDOW PREDICTIVE FUNCTION - A successive approximation register (SAR) analog-to-digital converter (ADC) is disclosed. A first and second capacitor DACs receive a first and second input signals respectively. A first coarse comparator compares an output of the first capacitor DAC with a window reference voltage, a second coarse comparator compares an output of the second capacitor DAC with the window reference voltage, and a fine comparator compares the output of the first capacitor DAC with the output of the second capacitor DAC. A SAR controller receives outputs of the first and second coarse comparators to determine whether the outputs of the first and second capacitor DACs are within a predictive window determined by the window reference voltage. The SAR controller bypasses at least one phase of analog-to-digital conversion of the SAR ADC when the outputs of the first capacitor DAC and the second capacitor DAC are determined to be within the predictive window. The SAR controller decodes the outputs of the first and second coarse comparators and the fine comparator to obtain a converted output of the SAR ADC. | 11-01-2012 |
20130093609 | SUCCESSIVE APPROXIMATION ANALOG TO DIGITAL CONVERTER WITH A DIRECT SWITCHING TECHNIQUE FOR CAPACITOR ARRAY THROUGH COMPARATOR OUTPUT AND METHOD THEREOF - A method for a successive approximation register ADC which includes at least one capacitor array and a plurality of switches is provided, in which the capacitors of the capacitor array are one-to-one corresponding to the switches. The method includes the following steps: firstly, at least one multiplexer is configured. Then, a first comparison voltage is outputted based on the terminal voltages on the terminals of the capacitor array, and a comparison result is outputted according to the first comparison voltage and a second comparison voltage. Afterwards, a sequence of comparisons is controlled based on the comparison result to enter into a sequence of comparison phases. Finally, the switches are orderly selected, by the multiplexer based on the comparison phases, to switch directly according to the comparison result. | 04-18-2013 |
20130108001 | CLOCK AND DATA RECOVERY (CDR) ARCHITECTURE AND PHASE DETECTOR THEREOF | 05-02-2013 |
Tang-Kuei Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20150262831 | LITHOGRAPHY TOOL WITH BACKSIDE POLISHER - Methods for processing a substrate having a structure formed thereon and a system for processing a substrate are provided. A substrate is received from first processing equipment, where the first processing equipment has formed the structure on the substrate. A lithography process is performed on the received substrate. The lithography process includes exposing the substrate under an optical condition. The lithography process further includes polishing a backside of the substrate prior to the exposing of the substrate, where the polishing is configured to remove a topographical feature of the backside of the substrate or to remove a contaminant from the backside of the substrate. The substrate does not undergo a cleaning procedure during a period of time between i) the forming of the structure on the substrate, and ii) the exposing of the substrate. | 09-17-2015 |
Te-Sheng Chang, Tainan TW
Tieh-Yen Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20110090608 | ELECTRICAL-OVERSTRESS PROTECTION CIRCUIT FOR AN INTEGRATED CIRCUIT - An electrical-overstress (EOS) protection circuit for an electronic device includes series-connected resistors, a mode-control switch, and a bias circuit. The series-connected resistors are electrically coupled between an input and an output, and the mode-control switch is electrically coupled between the output and a ground. The bias circuit is electrically coupled to the input for generating a mode-control signal to control the mode-control switch. The bias circuit generates the mode-control signal in a way such that the mode-control switch is open in a normal mode and closed in an EOS mode. | 04-21-2011 |
20120008244 | ELECTRICAL-OVERSTRESS PROTECTION CIRCUIT FOR AN INTEGRATED CIRCUIT - An electrical-overstress (EOS) protection circuit for an electronic device includes series-connected resistors, a mode-control switch, and a bias circuit. The series-connected resistors are electrically coupled between an input and an output, and the mode-control switch is electrically coupled between the output and a ground. The bias circuit is electrically coupled to the input for generating a mode-control signal to control the mode-control switch. The bias circuit generates the mode-control signal in a way such that the mode-control switch is open in a normal mode and closed in an EOS mode. | 01-12-2012 |
Tienfeng Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20150317235 | SYSTEMS AND METHODS FOR ANALYZING SOFTWARE COMPATIBILITY - Computer-implemented systems, methods, and computer-readable media are provided for facilitating analysis of a software application to determine its compatibility with one or more computer platforms. In accordance with some embodiments, a processor may receive, via an operator interface, a selection of an application and a user identity, and the processor may determine compatibility status between the application and at least one computing platform of a device associated with the user identity, and generate a report with the compatibility results. | 11-05-2015 |
Tien-Hsin Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20100040092 | RECEIVER FOR REDUCING PCR JITTER - A receiver receiving a transport stream to demodulate the transport stream into a final output stream, wherein the transport stream comprises a plurality of symbols at least one of which carrying at least one program clock reference (PCR) value, and the final output stream comprises a plurality of demodulated symbols each comprising a plurality of packets, is disclosed. The receiver can comprise a Reed-Solomon decoder configured to decode the transport stream to generate a MPEG (Motion Pictures Expert Group) packet, a MPEG memory configured to store the MPEG packet, and a descrambler configured to read the MPEG packet from the MPEG memory with a throughput rate and descramble the MPEG packet into one of the packets of the demodulated symbols of the final transport stream. The throughput rate is decreased to reduce bursts of the packets of the demodulated symbols of the final output stream. | 02-18-2010 |
20100079678 | DEMODULATOR DEVICE AND DEMODULATION METHOD FOR REDUCING PCR JITTER - A demodulator device for a digital TV receiver includes a symbol-deinterleaver performing symbol-based deinterleaving, a bit-deinterleaver performing bit-based deinterleaving, a demapper performing demapping, and a Viterbi decoder performing Viterbi decoding, wherein one of the symbol-deinterleaver, the bit-deinterleaver, and the demapper includes a memory storing data that has undergone symbol-deinterleaving, and another one of the symbol-deinterleaver, the bit-deinterleaver, and the demapper or the Viterbi decoder reads the data that has undergone symbol-deinterleaving with an adaptively optimized throughput rate. | 04-01-2010 |
Tsung-Chieh Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20150233541 | LIGHT SOURCE MODULE - A light source module includes a lighting member and an optical member. The optical member is transparent and is made of a light curable material or a thermosetting material. The optical member covers the lighting member. The optical member has a first optical layer and a second optical attached to the first optical layer. A refractive index of the first optical layer is greater than 1, and a refractive index of the second optical layer is greater than 1 and is not identical to the refractive index of the first optical layer. | 08-20-2015 |
20150234154 | OPTICAL LENS ASSEMBLY, ARRAY TYPE LENS MODULE AND METHOD OF MAKING THE ARRAY TYPE LENS MODULE - An optical lens assembly includes a sensor array, a lens array, and a shading element. The sensor array has a plurality of sensors arranged as a matrix to convert optical signals into electrical signals. The lens array has a plurality of lens units arranged as a matrix. The lens array is provided on the sensor array, and the lens units are aligned with the sensors to focus light onto the sensors respectively. The lens units are made of a light curable material or a thermosetting material, and separated from each other to form a trench between each two of the neighboring lens units. The shading element is received in the trenches of the lens array to avoid light which goes into any one of the lens units from entering into the other lens units. | 08-20-2015 |
Yan-Zen Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20090149104 | FABRICATION METHOD OF DISPLAY PANEL AND DIELECTRIC CONFIGURATION APPLIED THERETO - A fabrication method for a display panel and dielectric configuration applied thereto is provided according to the present invention. The dielectric configuration of the display panel is applicable at atmospheric pressure and to a lower substrate having a surface formed with a dielectric. The fabrication method includes forming at least one lateral line segment and a plurality of longitudinal line segments on the surface of the lower substrate, thereby enabling a process of dispensing dielectric to be performed thereon at atmospheric pressure, and accordingly overcoming the drawbacks of the prior art. | 06-11-2009 |
Yao-Jen Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20110284349 | FUNCTION SWITCH ON HANDLE OF MOTORCYCLE - This invention relates to a function switch on handle of motorcycle, in which a light transmissive zone is formed on the housing thereof. A light emitting source is provided at the interior of the function switch which is coupled to the switches for small light and large light. In this manner, when driver turns on small light or large light, the light emitting source can also be energized to radiate light and the light beam emitted from the light emitting source can be projected out through the light transmissive zone of the housing so as to highlight the pattern of the light transmissive zone. | 11-24-2011 |
Yaw-Guang Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20100171539 | SLEW RATE CONTROL CIRCUIT - A slew rate control circuit is disclosed. An output impedance buffer and a slew rate buffer are coupled in parallel. An edge detector detects an input signal to accordingly control the output impedance buffer and the slew rate buffer, such that the input signal passes through the slew rate buffer during a rising or falling time period, and the input signal only passes through the output impedance buffer during a stable time period, thereby conforming to specification requirements for the slew rate and the output impedance at the same time. | 07-08-2010 |
20100259232 | SYSTEM AND METHOD FOR DRIVING A POWER SUPPLY DEVICE IN AN INITIAL ACTIVATION STAGE - The present application describes a system and method for driving a power supply device in an initial activation stage. In one embodiment, the method comprises providing in the power supply device at least one voltage regulator that is coupled with a voltage output adapted to supply a power voltage to a client device, receiving a signal indicative of an activation of the power supply device, and converting the at least one voltage regulator to an equivalent shunting circuit coupled between the voltage output and a reference voltage. Before power voltages are applied at the outputs of the power supply device, shunting paths are thus provided for releasing undesired currents. | 10-14-2010 |
20160103514 | CONTROLLING METHOD AND TOUCH PANEL USING THE SAME - A controlling method and a touch panel are provided. The touch panel includes a panel capacitor, a first circuit, a first capacitor, a second circuit and a controlling circuit. The first capacitor is coupled to the panel capacitor. The first circuit transmits a scan signal to the panel capacitor. The second circuit transmits an inverting signal to the first capacitor. The inverting signal is synchronized with the scan signal, a frequency of the inverting signal is identical to a frequency of the scan signal, and the inverting signal is phase-inverted from the scan signal. The controlling circuit outputs a touch signal in response to a voltage at a terminal of the panel capacitor, in which the touch signal is configured to estimate a capacitance of the panel capacitor. Accordingly, a resolution requirement of the controlling circuit is reduced. | 04-14-2016 |
Yi-San Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20130103016 | AUTOMATIC BEAUTY THERAPY EQUIPMENT - An automatic beauty therapy equipment contains a displacement driving device including a pedestal to be driven by a displacing mechanism so as to move straightly or curvedly in a first-axis direction, a second-axis direction, and a third-axis direction; a therapy device including a therapy element fixed in the pedestal; a controlling device including a controller electrically connecting with the displacement diving device and the therapy device, the controller being used to control the displacement driving device to urge the therapy element of the therapy device to move straightly or curvedly within a therapy area in the first-axis, the second-axis, and the third-axis directions, and the controller being served to set a therapy area so that the therapy element is driven to move vertically and swing with a curved profile of the therapy area to have a precise and stable beauty therapy in the therapy area. | 04-25-2013 |
Yu-Chung Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20120221045 | NEEDLE UNIT - A needle unit includes an outer cannula and an inner wire passing through a passageway thereof. The outer cannula is straight or curved, and the outer cannula has a piercing end and an open end connected to the passageway. The piercing end has a dull tip. An opening is disposed around the dull tip of the piercing end or at the top of the cannula. The inner wire has a threading part at an end thereof near an opening of the outer cannula, it allows the suture thread passing through the threading part and it is movable inwardly or outwardly via the opening. Therefore, the needle unit can be advantageous to tie the desired vessels or parenchyma of a liver in hepatic resection with less restriction. | 08-30-2012 |
20130338709 | Needle Unit - A needle unit includes an outer cannula and an inner wire passing through a passageway thereof. The outer cannula is straight or curved, and the outer cannula has a piercing end and an open end connected to the passageway. The piercing end has a dull tip. An opening is disposed around the dull tip of the piercing end or at the top of the cannula. The inner wire has a threading part at an end thereof near an opening of the outer cannula, it allows the suture thread passing through the threading part and it is movable inwardly or outwardly via the opening. Therefore, the needle unit can be advantageous to tie the desired vessels or parenchyma of a liver in hepatic resection with less restriction. | 12-19-2013 |
Yung-Li Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20090138611 | System And Method For Connection Of Hosts Behind NATs - Disclosed is a system and method for connection of host behind network address translators. The system includes a server placed in a public network, and a transparent middleware (TMW). The server records the related data between each host and one or more NAT devices. The TMW may be performed in each host. When a first host of a first NAT device tries to establish connection to a second host of a second NAT device, through the server, the TMW looks up a first IP address mapping from the first host to the second NAT device, and a second IP address mapping from the second host to the first NAT device. Accordingly, the TMW accomplishes the support for establishing connection between the first and the second hosts. | 05-28-2009 |
Yung-Yu Chang, Tainan TW
Patent application number | Description | Published |
---|---|---|
20140110095 | HEAT-DISSIPATING APPARATUS - A heat-dissipating apparatus has a cooling tube, a tubular conductor and a heat sink. The cooling tube has a body and an inlet and an outlet formed on the periphery of the body and communicating with an inner space of the body. The tubular conductor is mounted in the cooling tube with an outer surface of the tubular conductor engaging the inner rim of each open end to seal the open ends and defining a cooling chamber between the inner wall of the body and the tubular conductor. The heat sink is mounted inside the tubular conductor, and has multiple fins formed by continuously folding a metal sheet in a corrugated and annular form and abutting against an inner wall of the tubular conductor. The heat-dissipating apparatus increases the contact area between the heat sink and the tubular conductor and cooling channels, thereby providing a more satisfactory cooling effect. | 04-24-2014 |