Brannick
Gary Lee Brannick, Plano, TX US
Patent application number | Description | Published |
---|---|---|
20100159895 | PROVIDING ENHANCED EDGE SERVICES TO DEVICES IN FEMTOZONES - The present disclosure is directed to providing enhanced edge services to devices in femtozones. In some implementations, a method includes receiving a request associated with a communication session with a femtozone area. The femtozone area includes a plurality of communication devices communicably coupled to a femtocell device and associated in a service group. One or more enhanced services available to the service group is identified in response to at least the request. A command to execute at least one of the one or more services for the communication devices is transmitted to at least the femtocell device associated with the femtozone area. | 06-24-2010 |
Kelly Brannick, Oak Grove, MN US
Patent application number | Description | Published |
---|---|---|
20100031973 | INDUSTRIAL CLEANING SYSTEM AND METHODS RELATED THERETO - Embodiments of the invention relate to an industrial cleaning system and related methods. The system and methods utilize propelled media to clean equipment and facilities. | 02-11-2010 |
20130074880 | INDUSTRIAL CLEANING SYSTEM AND METHODS RELATED THERETO - Embodiments of the invention relate to an industrial cleaning system and related methods. The system and methods utilize propelled media to clean equipment and facilities. | 03-28-2013 |
Paraic Brannick, Limerick IE
Patent application number | Description | Published |
---|---|---|
20100283643 | SIMULTANEOUS SAMPLING ANALOG TO DIGITAL CONVERTER - The invention is a novel scheme of performing an analog to digital conversion of simultaneous sampled analog inputs using multiple sample and hold circuits and a single successive approximation analog to digital converter (“SAR ADC”). Each of the analog inputs are stored on capacitors in the sample and hold circuits, and the sample and holds are sequentially connected to the capacitor DAC. After the digital conversion of the of the input signals stored on a sample and hold, the connected sample and hold is disconnected and the charge on the DAC is reset before the next sample and hold circuit is connected. The process is repeated until all analog inputs have been converted. | 11-11-2010 |
Paraic Brannick, Raheen IE
Patent application number | Description | Published |
---|---|---|
20130329853 | REDUCED-NOISE INTEGRATOR, DETECTOR AND CT CIRCUITS - A detector circuit can include an integrator having an amplifier, a first feedback capacitor connected between an input and output of the amplifier, one or more additional feedback capacitors connected by at least one switch between the input and output of the amplifier, and a shunt capacitor connected to the output of the amplifier. The shunt capacitor can be selected to have a capacitance value greater than that of a minimum but less than that of a maximum feedback capacitance. The detector circuit can further include a sampling circuit having a sampling capacitor connected to the output of the integrator amplifier through at least one switch, wherein the sampling capacitor is separate from the shunt capacitor. A computed tomography imaging apparatus can include the detector circuit. | 12-12-2013 |