Bin, KR
Bum Ho Bin, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20140134636 | COMPOSITION FOR CONTROLLING CHROMOGENESIS INCLUDING MICRORNA - Disclosed is a composition for a whitening effect or for the prevention of gray hair, which includes antisense nucleic acid molecules of SEQ ID NO: 2, wherein the composition has an miRNA of SEQ ID NO: 1 or a base sequence complementary thereto. Also disclosed is a method for controlling chromogenesis in test materials and for screening for expression control materials of chromogenic genes. The composition and the screening method can be used for the whitening effect or for the prevention of gray hair. | 05-15-2014 |
Hye Rin Bin, Busan KR
Patent application number | Description | Published |
---|---|---|
20120220550 | PYRAZOLE DERIVATIVES, PREPARATION METHOD THEREOF, AND COMPOSITION FOR PREVENTION AND TREATMENT OF OSTEOPOROSIS CONTAINING SAME - The present invention provides pyrazole derivative compounds and pharmaceutically acceptable salts thereof. The compounds of the present invention have an excellent effect of preventing and treating osteoporosis. | 08-30-2012 |
20120232117 | PYRAZOLE DERIVATIVES, PREPARATION METHOD THEREOF, AND COMPOSITION FOR PREVENTION AND TREATMENT OF OSTEOPOROSIS CONTAINING SAME - The present invention provides pyrazole derivative compounds and pharmaceutically acceptable salts thereof. The compounds of the present invention have an excellent effect of preventing and treating osteoporosis. | 09-13-2012 |
20140066404 | PYRAZOLE DERIVATIVES, PREPARATION METHOD THEREOF, AND COMPOSITION FOR PREVENTION AND TREATMENT OF OSTEOPOROSIS CONTAINING SAME - The present invention provides pyrazole derivative compounds and pharmaceutically acceptable salts thereof. The compounds of the present invention have an excellent effect of preventing and treating osteoporosis. | 03-06-2014 |
Hyun Joo Bin, Incheon KR
Patent application number | Description | Published |
---|---|---|
20130090047 | TIP HOLDER INTEGRATED WITH POLISHING-TIPS FOR CONCRETE POLISHING MACHINE - A polishing device is provided which is attachable to a tip holder plate of a concrete polishing machine to polish a concrete surface. The polishing device includes a tip holder that is compression-molded using a heat resistant plastic material to include a plurality of tip support portions. A plurality of polishing tips are inserted into and bonded with the tip support portions of the tip holder with the polishing tips protruding out from the tip support portions when unworn. After the polishing tips are worn an initial amount from polishing the concrete surface, the tip support portions of the tip holder and the polishing tips are adapted to collectively grind the concrete surface. | 04-11-2013 |
Jin Ho Bin, Seoul KR
Patent application number | Description | Published |
---|---|---|
20130069152 | 3D STRUCTURED MEMORY DEVICES AND METHODS FOR MANUFACTURING THEREOF - A 3D structured nonvolatile semiconductor memory devices and methods for manufacturing are disclosed. One such device includes an n+ region at a source/drain region; a p+ region at the source/drain region; and a diffusion barrier material between the n+ region and the p+ region. The n+ region is substantially isolated from the p+ region. | 03-21-2013 |
20130161731 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - A three-dimensional (3D) semiconductor device includes first interlayer dielectric layers and word lines that are alternately stacked on a substrate; select lines formed on the first interlayer dielectric layers and the word lines; etch stop patterns formed on the select lines to contact the select lines; channel holes formed to pass through the select lines, the first interlayer dielectric layers, and the word lines; channel layers formed on surfaces of the channel holes; insulating layers formed in the channel holes, the insulating layers having an upper surface that is lower than upper surfaces of the etch stop patterns; impurity-doped layers formed in channel holes on upper surface of the insulating layers; and a second interlayer dielectric layer formed over the etch stop patterns and the impurity-doped layers. | 06-27-2013 |
20130207182 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - A semiconductor device includes vertical channel layers, a pipe channel layer coupling bottoms of the vertical channel layers, a pipe gate contacting a bottom surface and side surfaces of the pipe channel layer, and a dummy pipe gate formed of a non-conductive material and contacting a top surface of the pipe channel layer. | 08-15-2013 |
20140103417 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - A semiconductor device includes a pipe gate, word lines stacked on the pipe gate, first channel layers configured to pass through the word lines, and a second channel layer formed in the pipe gate to connect the first channel layers and having a higher impurity concentration than the first channel layers. | 04-17-2014 |
20140138687 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - A semiconductor device includes first conductive layers and first interlayer insulating layers stacked alternately with each other, at least one second conductive layer and at least one second interlayer insulating layer formed on the first conductive layers and the first interlayer insulating layers and stacked alternately with each other, a first semiconductor layer passing through the first conductive layers and the first interlayer insulating layers and including polysilicon, and a second semiconductor layer coupled to the first semiconductor layer and passing through the at least one second conductive layer the at least one second interlayer insulating layer, wherein the second semiconductor layer includes silicon germanium. | 05-22-2014 |
20140291848 | SEMICONDUCTOR DEVICE - A semiconductor device may include pillars and a plurality of conductive layers being stacked while surrounding the pillars and including a plurality of first regions including non-conductive material layers and a plurality of second regions including conductive material layers, wherein the first regions and the second regions are alternately arranged. | 10-02-2014 |
20150236112 | TRANSISTOR, SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - A semiconductor device including a central region, side regions located in both sides of the central region, and conductive layers including a first barrier pattern formed in the central region, a material pattern formed in the first barrier pattern and having an etch selectivity with respect to the first barrier pattern, and a second barrier pattern formed in the material pattern; and insulating layers alternately stacked with the conductive layers. | 08-20-2015 |
20150303211 | SEMICONDUCTOR DEVICE HAVING THREE-DIMENSIONAL STRUCTURE AND METHOD OF MANUFACTURING THE SAME - A semiconductor device includes a semiconductor pattern; conductive layers each including a first portion through which the semiconductor pattern passes and a second portion having a thickness greater than the first portion, wherein the first portion of each conductive layer includes a first barrier pattern surrounding the semiconductor pattern and a material pattern, which is formed in the first barrier pattern and has an etch selectivity with respect to the first barrier pattern, and the second portion of each conductive layer includes a conductive pattern; and contact plugs connected to the second portion of each of the conductive layers. | 10-22-2015 |
Jin-Ho Bin, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20100167496 | METHOD FOR FORMING DEVICE ISOLATION LAYER OF SEMICONDUCTOR DEVICE AND NON-VOLATILE MEMORY DEVICE - A method for forming a device isolation layer of a semiconductor device or a non-volatile memory device is provided. A method for forming a device isolation layer of a semiconductor device includes: forming trenches having a first predetermined depth by etching a substrate; forming a first insulation layer having a second predetermined depth inside the trenches; forming a liner oxide layer having a predetermined thickness on internal walls of the trenches with the first insulation layer formed therein; and forming a second insulation layer for forming a device isolation layer over the substrate with the liner oxide layer formed therein, wherein the second insulation layer has a lower etch rate than that of the first insulation layer. | 07-01-2010 |
20150279938 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - A semiconductor device includes first conductive layers and first interlayer insulating layers stacked alternately with each other, at least one second conductive layer and at least one second interlayer insulating layer formed on the first conductive layers and the first interlayer insulating layers and stacked alternately with each other, a first semiconductor layer passing through the first conductive layers and the first interlayer insulating layers and including polysilicon, and a second semiconductor layer coupled to the first semiconductor layer and passing through the at least one second conductive layer the at least one second interlayer insulating layer, wherein the second semiconductor layer includes silicon germanium. | 10-01-2015 |
Jin-Ho Bin, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20090021165 | PLASMA DISPLAY PANEL AND METHOD OF MANUFACTURING THE SAME - A plasma display panel is provided having a first substrate and a second substrate facing the first substrate with an interval therebetween. An address electrode extends in a first direction on the first substrate. A dielectric layer is on the first substrate covering the address electrode. One or more barrier ribs are on the dielectric layer to define a discharge cell in relation to the address electrode. A phosphor layer is in the discharge cell. A first electrode and a second electrode extend in a second direction on the second substrate corresponding to the discharge cell. The second direction crosses the first direction. The dielectric layer includes a flat surface facing the discharge cell. | 01-22-2009 |
Jongkwan Bin, Paju-Si KR
Patent application number | Description | Published |
---|---|---|
20140175406 | PHOSPHORESCENT COMPOUNDS AND ORGANIC LIGHT EMITTING DIODE DEVICES USING THE SAME - A phosphorescent compound is disclosed. The phosphorescent compound represented by the following Chemical Formula 1, | 06-26-2014 |
20150155490 | ORGANIC COMPOUNDS AND ORGANIC LIGHT EMITTING DEVICE COMPRISING THE SAME - Provided are organic compounds capable of improving the efficiency of light emission and lowering the driving voltage of an organic light emitting device, and an organic light emitting device including the same. The organic compounds include an organic compound of chemical formula 1: | 06-04-2015 |
Jong Kwan Bin, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090085476 | RED PHOSPHORESCENT COMPOUND AND ORGANIC ELECTROLUMINESCENT DEVICE USING THE SAME - Disclosed herein is a red phosphorescent compound represented by Formula 1 below: | 04-02-2009 |
20130140539 | HOST MATERIAL AND ORGANIC LIGHT EMITTING DISPLAY DEVICE USING THE SAME - A host material is disclosed. The host material, as a compound which is represented by the following formula 1, has a chemical structure in which nitrogen and silicon atoms are chemically and directly bonded to each other. | 06-06-2013 |
Jong Kwan Bin, Geumdang2-Ri KR
Patent application number | Description | Published |
---|---|---|
20100133524 | RED PHOSHORESCENT COMPOUND AND ORGANIC ELECTROLUMINESCENT DEVICE USING THE SAME - A red phosphorescent compound includes a host material being capable of transporting an electron or a hole; and a dopant material represented by following Formula 1: | 06-03-2010 |
Jong-Kwan Bin, Paju-Si KR
Patent application number | Description | Published |
---|---|---|
20110006669 | Blue fluorescent compound and organic electroluminescent device using the same - A blue fluorescent compound includes a host material being capable of transporting an electron or a hole; and a dopant material represented by following Formula 1: [Formula 1] | 01-13-2011 |
20110156011 | BLUE FLUORESCENCE COMPOUND AND ORGANIC ELECTROLUMINESCENCE DEVICE USING THE SAME - The present invention relates to a blue fluorescence compound which enables to achieve high brightness, a long lifetime and high efficiency; and an organic electroluminescence device thereof. | 06-30-2011 |
20120305894 | BLUE PHOSPHORESCENT COMPOUND AND ORGANIC ELECTROLUMINESCENT DEVICE USING THE SAME - Disclosed are a blue phosphorescent compound with a high color purity and a high efficiency, and an organic electroluminescent device using the same. The blue phosphorescent compound is represented by the following Formula: | 12-06-2012 |
Jong-Kwan Bin, Ganam-Myeon KR
Patent application number | Description | Published |
---|---|---|
20150155503 | RED PHOSPHORESCENT COMPOSITION AND ORGANIC ELECTROLUMINESCENT DEVICE USING THE SAME - A red phosphorescent compound includes a host material being capable of transporting an electron or a hole; and a dopant material represented by following Formula 1: | 06-04-2015 |
Jong-Kwan Bin, Paju KR
Patent application number | Description | Published |
---|---|---|
20100164374 | Organic light emitting material and organic light emitting device using the same - Disclosed is an organic light emitting material having the following chemical formula, for improving luminous efficiency, | 07-01-2010 |
Jong-Kwan Bin, Yeoju-Gun KR
Patent application number | Description | Published |
---|---|---|
20100102716 | Red color phosphorescent material and organic electroluminescent device using the same - A red phosphorescent compound, includes a host material being capable of transporting an electron or a hole; and a dopant material represented by following Formula 1: | 04-29-2010 |
20100141124 | Blue fluorescent compound and organic electroluminescent device using the same - A blue fluorescent compound includes a host material being capable of transporting an electron or a hole; and a dopant material represented by following Formula 1: | 06-10-2010 |
Okin Bin, Incheon KR
Patent application number | Description | Published |
---|---|---|
20120329344 | WIRE CONNECTING DEVICE FOR HYBRID VEHICLE - Disclosed is a wire connecting device for a vehicle, preferably a hybrid vehicle, including six individual bus bars for connecting two 3-phase AC sub-devices to a main device, in which the bus bars are divided in to a first unit terminal unit and a second unit terminal unit each composed of a U-pole bus bar, a V-pole bus bar, and a W-pole bus bar, predetermined ends of the U-pole bus bar, the V-pole bus bar, and the W-pole bus bar of the first unit terminal unit bend to a side, and predetermined ends of the U-pole bus bar, the V-pole bus bar, and the W-pole bus bar of the second unit terminal unit bend to the other side. | 12-27-2012 |
Ok-In Bin, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110162334 | VACUUM APPARATUS FOR VACUUM COMPRESSION PACK USED TO STORE FOODS - A vacuum apparatus for a vacuum compression pack used to store foods is provided. The vacuum apparatus includes a vacuum valve and a piston-type vacuum pump. The vacuum valve is installed in the vacuum compression pack, and the vacuum compression pack is prepared by using a pair of an upper vinyl and a lower vinyl having a sheet structure. Three edges of the vacuum compression pack are thermally compressed to seal the vacuum compression pack, and one edge of the vacuum compression pack is equipped with a zipper to seal the vacuum compression pack. The piston-type vacuum pump is installed in the vacuum compression pack such that the vacuum valve is buried in the vacuum pump. | 07-07-2011 |
Seok Min Bin, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20150330918 | METHOD OF DETERMINING SURFACE ORIENTATION OF SINGLE CRYSTAL WAFER - Provided is a method of determining a surface orientation of a single crystal wafer. The method of determining a surface orientation of a single crystal wafer using high resolution X-ray rocking curve measurement may determine a surface angle of the wafer and a direction of the surface angle using rocking curve measurement of a high resolution X-ray diffraction method and measuring a misalignment angle formed by a rotation axis of a measuring apparatus and a surface normal of the wafer and an orientation of the misalignment angle. | 11-19-2015 |
Sung Ah Bin, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20080226738 | Sustained-Released Pellet Formulation of Alpha1-Receptor Antagonist and Process For the Preparation Thereof - A sustained-release pellet formulation comprising: a pellet core comprising an α1-receptor antagonist, a pellet-forming substance and a pharmaceutically acceptable excipient and a coating layer comprising an enteric coating substance and a water-insoluble polymer, which is coated on said pellet core maintains a therapeutically effective drug level in the blood for a sufficient time without an initial burst and sustains the release of the drug even in the small intestine due to the water-insoluble polymer in the coating layer | 09-18-2008 |
Sung Ah Bin, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20090068277 | PHARMACEUTICAL COMPOSITION COMPRISING LIPASE INHIBITOR AND LIPOPHILIC OIL ABSORBENT AND ORAL FORMULATION PREPARED THEREFROM - This invention provides a pharmaceutical composition comprising a lipase inhibitor; a lipophilic oil absorbent selected from the group consisting of hydrogenated castor oil, hydrogenated vegetable oil, glyceryl behenate, glyceryl palmitostearate and a mixture thereof; and a pharmaceutically acceptable additive, an oral formulation of a lipase inhibitor prepared there from and a method for preparing said formulation. The formulation of the present invention can minimize side effects such as oily spotting, fatty/oily stool, abdominal distension and flatus, and thus it can be advantageously used for preventing or treating obesity and hyperlipaemia. | 03-12-2009 |
Sung Ah Bin, Giheung-Gu KR
Patent application number | Description | Published |
---|---|---|
20100098759 | CONTROLLED-RELEASE PREPARATION CONTAINING CILOSTAZOL AND PROCESS FOR THE PREPARATION THEREOF - The present invention relates to a controlled-release formulation comprising cilostazol and a method for preparing said formulation. The inventive controlled-release formulation comprising cilostazol or a pharmaceutically acceptable salt thereof, a solubilizing agent, a swelling agent, a swell-controlling agent and a gas generating material has advantages in that it maintains a constant cilostazol level in the blood through a slow release while it resides in the stomach and intestines over a long period of time, thereby increasing the absorption of cilostazol in the small intestine, the major absorption site of cilostazol, as well as minimizing adverse effects caused by rapid release and making it easy for a patient to take the drug. | 04-22-2010 |
Sung-Uk Bin, Suwon KR
Patent application number | Description | Published |
---|---|---|
20130173943 | IMAGE FORMING APPARATUS, SYSTEM ON CHIP UNIT AND DRIVING METHOD THEREOF - An image forming apparatus connected to a host apparatus includes a first memory; a second memory; a USB interface to receive a USB control signal or a USB data signal from the host apparatus; a first CPU to perform an operation using the first memory in a normal mode and being deactivated if the normal mode is converted into a power saving mode; and a second CPU to perform an operation using the second memory in the power saving mode. In the image forming apparatus, if the USB data signal is input in the power saving mode, the second CPU activates the first CPU to convert the power saving mode into the normal mode, and if the USB control signal is input in the power saving mode, the second CPU retains the power saving mode and performs an operation corresponding to the USB control signal using the second memory. | 07-04-2013 |
Sung-Uk Bin, Suwon-Si KR
Patent application number | Description | Published |
---|---|---|
20110058214 | Image forming apparatus and low power driving method thereof - An image forming apparatus having a USB communication function includes a control interface unit to perform USB control communication, a data interface unit to perform USB data communication, and a control unit to perform an event in a low power mode according to a signal input through the control interface unit, and to perform an event in a normal mode according to a signal input through the control interface unit and the data interface unit. Therefore, the low power mode may be effectively implemented. | 03-10-2011 |
20110060929 | IMAGE FORMING APPARATUS, SYSTEM ON CHIP UNIT AND DRIVING METHOD THEREOF - An image forming apparatus which is connected to a host apparatus, the image forming apparatus including a first memory, a second memory, a universal serial bus (USB) interface to receive a USB control signal or a USB data signal from the host apparatus, and a central processing unit (CPU) operating in a normal mode using the first memory or a power saving mode using the second memory. If the USB data signal is input in the power saving mode, the CPU activates the first memory and converts the power saving mode into the normal mode, and, if the USB control signal is input in the power saving mode, the CPU retains the power saving mode and performs an operation corresponding to the USB control signal using the second memory. Accordingly, the power saving mode is realized effectively. | 03-10-2011 |
20140198331 | IMAGE FORMING APPARATUS, METHOD OF CONNECTING WITH EXTERNAL DEVICE THEREOF, AND COMPUTER-READABLE RECORDING MEDIUM - An image forming apparatus that includes a first storage where a first program to communicate with an external interface is stored when the image forming apparatus is in a normal mode, a second storage where a second program which is smaller than the first program in size is stored in order to perform communication with a pre-defined external device through the external interface when the image forming apparatus is in a power saving mode, and a controller which performs communication with the external interface using the first program stored in the first storage or the second program stored in the second storage according to an operation mode of the image forming apparatus. | 07-17-2014 |