Ayukawa, JP
Erika Ayukawa, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20090193388 | SOFTWARE DEVELOPMENT SUPPORT APPARATUS, PROGRAM AND METHOD - Before design information is published, a consistency state of reference design information referred to by the design information is revealed. By this, it is possible to reduce waste caused by redesign or the like of the design information. | 07-30-2009 |
Hiroshi Ayukawa, Matsumotoshi JP
Patent application number | Description | Published |
---|---|---|
20090061166 | ELECTRO-OPTICAL DEVICE AND ELECTRONIC APPARATUS - An electro-optical device includes: a display panel module having electronic parts provided therein; and an insulating tape that is adhered to the display panel module so as to cover the electronic parts. The insulating tape includes an adhesive portion and a non-adhesive portion. The non-adhesive portion is disposed at a position that covers a region in which the electronic parts are provided, and the adhesive portion is adhered to the display panel module in regions other than the region in which the electronic parts are provided. | 03-05-2009 |
Kazuhito Ayukawa, Gunma JP
Patent application number | Description | Published |
---|---|---|
20150070940 | MULTI-PHASE TRANSFORMER TYPE DC-DC CONVERTER - A multi-phase transformer type DC-DC converter. In one embodiment, the multi-phase transformer type DC-DC converter includes a plurality of DC-DC converters comprising a plurality of transformers, respectively, wherein the plurality of DC-DC converters are coupled in parallel between an input and an output. A circuit is coupled to the plurality of DC-DC converters and configured to generate a plurality of clock signals for use by the plurality of DC-DC converters, respectively, wherein the plurality of clock signals are phase shifted with respect to each other. | 03-12-2015 |
Kazuhito Ayukawa, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20090257258 | POWER SUPPLY APPARATUS AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE - The present invention is directed to largely improve the efficiency at the time of light load of a power supply apparatus using a PFC controller. A PFC controller is provided with a voltage-current converter. The voltage-current converter converts voltage of a signal output from an error amplifier for detecting voltage level of output voltage to an arbitrary current value and outputs the current value as a correction current. The voltage-current converter outputs a correction current of a large current value when the error amplifier detects that the load is light, and the PFC controller performs control to decrease the output voltage. | 10-15-2009 |
20100097041 | PFC CONTROLLER, SWITCHING REGULATOR AND POWER SUPPLY CIRCUIT - A PFC counter which controls a switching element of voltage step-up chopper circuits arranged in parallel has a circuit (SLOG) generating a switch signal (GD_S) whose phase is shifted from that of a switch signal of one of the switching elements. This circuit has a first counter (COUNTM) which counts clock signals by a cycle unit of one of the switch signals; a second counter (COUNTS) which counts clock signals by a cycle unit having a predetermined phase difference with respect to one of the switch signals; and a first register (REG | 04-22-2010 |
Kazuhito Ayukawa, Itami JP
Patent application number | Description | Published |
---|---|---|
20140057575 | POWER SUPPLY UNIT, SEMICONDUCTOR DEVICE, AND WIRELESS COMMUNICATION DEVICE - The present invention realizes stabler output voltage variable control in a power supply unit. A power supply unit capable of changing dynamic output voltage has: a first regulator for dropping down voltage, by a switching method and outputting the resultant voltage to a first node; and a second regulator for dropping down the input voltage by a voltage drop and outputting the resultant voltage to the first node. In the case where a target voltage instructed by first information is larger than a predetermined threshold voltage, the power supply unit controls so that the voltage of the first node becomes the target voltage and stops supply of voltage from the second regulator. In the case where the target voltage is smaller than the predetermined threshold voltage, the power supply unit controls the second regulator so that the voltage of the first node becomes the target voltage and stops output of voltage from the first regulator. | 02-27-2014 |
Kazuhito Ayukawa, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20110242861 | ELECTRONIC DEVICE AND SEMICONDUCTOR DEVICE - The present invention provides a method of improving efficiency in a full load region in a PFC power source of an active filter method by controlling a switch circuit of the PFC power source in association with an output power of the PFC power source. A pair of two switches controlling charging/discharging an inductor is provided. A MOSFET switch having a small current capacity is used as one of the switches, and an IGBT switch of a large current capacity is used as the other switch. When an output of a voltage dividing circuit for dividing voltage of an output terminal of the PFC power source is smaller than a threshold voltage, only the MOSFET switch is operated. When the output exceeds a threshold voltage, the IGBT switch is also operated. | 10-06-2011 |
20110255319 | POWER SUPPLY DEVICE AND SEMICONDUCTOR DEVICE - Switching loss is reduced by decreasing the switching frequency of a PFC power supply in light load condition, whereas the switching frequency is maintained high in heavy load operation. Efficiency in light load operation is thus improved without enlarging a boosting inductor and an output smoothing capacitor. A capacitor is provided in a triangular wave generating circuit and the triangular wave generating circuit outputs a triangular wave by charging and discharging this capacitor. Charging and discharging of the capacitor are controlled by an oscillation frequency control circuit output current which is input to a comparator. | 10-20-2011 |
20140321174 | POWER SUPPLY DEVICE AND SEMICONDUCTOR DEVICE - Switching loss is reduced by decreasing the switching frequency of a PFC power supply in light load condition, whereas the switching frequency is maintained high in heavy load operation. Efficiency in light load operation is thus improved without enlarging a boosting inductor and an output smoothing capacitor. A capacitor is provided in a triangular wave generating circuit and the triangular wave generating circuit outputs a triangular wave by charging and discharging this capacitor. Charging and discharging of the capacitor are controlled by an oscillation frequency control circuit output current which is input to a comparator. | 10-30-2014 |
Kazumasa Ayukawa, Nara JP
Patent application number | Description | Published |
---|---|---|
20080274846 | THIN AUTOTENSIONER - An autotensioner comprises a torsion coil spring interposed between a base and a rocking arm, and a tubular bushing provided between an inside surface of the base and an outside surface of the rocking arm. The torsion coil spring pushes and biases the rocking arm toward the bushing, and brings the pushing direction substantially in coincidence with the axial load direction of the force, acting on a stepped bolt supporting the rocking arm, from a belt. When the belt tension becomes high, the arm axial center displaces slightly from the base axial center, an extremely large first damping force acts on the rocking arm. When the belt tension becomes low, the smaller second damping force acts on the rocking arm. | 11-06-2008 |
Kazushige Ayukawa, Kokubunji JP
Patent application number | Description | Published |
---|---|---|
20090245004 | SEMICONDUCTOR DEVICE INCLUDING MULTI-CHIP - In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding. | 10-01-2009 |
20090268502 | Semiconductor device with non-volatile memory and random access memory - A semiconductor device including a large capacity non-volatile memory and at least one random access memory, said the access time of said device being matched to the access time of each random access memory. The semiconductor memory device is comprised of: a non-volatile memory FLASH having a first reading time; a random access memory DRAM having a second reading time which is more than 100 times shorter than the first reading time; a circuit that includes a control circuit connected to both the FLASH and the DRAM and enabled to control accesses to those FLASH and DRAM; and a plurality of I/O terminals connected to the circuit. As a result, FLASH data is transferred to the DRAM before the DRAM is accessed, thereby matching the access time between the FLASH and the DRAM. Data is written back from the DRAM to the FLASH as needed, thereby keeping data matched between the FLASH and the DRAM and storing the data. | 10-29-2009 |
20100030952 | Memory Module, Memory System, and Information Device - A memory system including large-capacity ROM and RAM in which high-speed reading and writing are enabled is provided. | 02-04-2010 |
20100064101 | MEMORY CONTROLLER AND DATA PROCESSING SYSTEM - A memory controller and data processor have their operation mode switched from the page-on mode for high-speed access to a same page to the page-off mode in response to consecutive events of access to different pages, so that the memory access is performed at a high speed and low power consumption. | 03-11-2010 |
20110078366 | Semiconductor device with non-volatile memory and random access memory - A semiconductor device including a large capacity non-volatile memory and at least one random access memory, said the access time of said device being matched to the access time of each random access memory. The semiconductor memory device is comprised of: a non-volatile memory FLASH having a first reading time; a random access memory DRAM having a second reading time which is more than 100 times shorter than the first reading time; a circuit that includes a control circuit connected to both the FLASH and the DRAM and enabled to control accesses to those FLASH and DRAM; and a plurality of I/O terminals connected to the circuit. As a result, FLASH data is transferred to the DRAM before the DRAM is accessed, thereby matching the access time between the FLASH and the DRAM. Data is written back from the DRAM to the FLASH as needed, thereby keeping data matched between the FLASH and the DRAM and storing the data. | 03-31-2011 |
20110258373 | Memory Module, Memory System,and Information Device - A memory system including ROM and RAM in which reading and writing are enabled. A memory system includes a non-volatile memory (FLASH), DRAM, a control circuit, and an information processing device. Data in FLASH is transferred to SRAM or DRAM in advance. Data transfer between the non-volatile memory and the DRAM can be performed in the background. The memory system including these plural chips is configured as a memory system module in which each chip is mutually laminated and each chip is wired via a ball grid array (BGA) and bonding wire between the chips. Data in FLASH can be read at the similar speed to that of DRAM by securing a region in which the data in FLASH can be copied in DRAM and transferring the data to DRAM in advance immediately after power is turned on or by a load instruction. | 10-20-2011 |
20120005421 | MEMORY CONTROLLER AND DATA PROCESSING SYSTEM - A memory controller and data processor have their operation mode switched from the page-on mode for high-speed access to a same page to the page-off mode in response to consecutive events of access to different pages, so that the memory access is performed at a high speed and low power consumption. | 01-05-2012 |
20120262992 | SEMICONDUCTOR DEVICE INCLUDING MULTI-CHIP - In order to implement a memory having a large storage capacity and a reduced data retention current, a non-volatile memory, an SRAM, a DRAM, and a control circuit are modularized into one package. The control circuit conducts assignment of addresses to the SRAM and DRAM, and stores data that must be retained over a long period of time in the SRAM. In the DRAM, a plurality of banks are divided into two sets, and mapped to the same address space, and sets are refreshed alternately. A plurality of chips of them are stacked and disposed, and wired by using the BGA and chip-to-chip bonding. | 10-18-2012 |
20120271987 | Memory Module, Memory System, and Inforamtion Device - A memory system including ROM and RAM in which reading and writing are enabled. A memory system includes a non-volatile memory (FLASH), DRAM, a control circuit, and an information processing device. Data in FLASH is transferred to SRAM or DRAM in advance. Data transfer between the non-volatile memory and the DRAM can be performed in the background. The memory system including these plural chips is configured as a memory system module in which each chip is mutually laminated and each chip is wired via a ball grid array (BGA) and bonding wire between the chips. Data in FLASH can be read at the similar speed to that of DRAM by securing a region in which the data in FLASH can be copied in DRAM and transferring the data to DRAM in advance immediately after power is turned on or by a load instruction. | 10-25-2012 |
20130145081 | SEMICONDUCTOR DEVICE WITH NON-VOLATILE MEMORY AND RANDOM ACCESS MEMORY - A semiconductor device including a large capacity non-volatile memory and at least one random access memory, said the access time of said device being matched to the access time of each random access memory. The semiconductor memory device is comprised of: a non-volatile memory FLASH having a first reading time; a random access memory DRAM having a second reading time which is more than 100 times shorter than the first reading time; a circuit that includes a control circuit connected to both the FLASH and the DRAM and enabled to control accesses to those FLASH and DRAM; and a plurality of I/O terminals connected to the circuit. As a result, FLASH data is transferred to the DRAM before the DRAM is accessed, thereby matching the access time between the FLASH and the DRAM. Data is written back from the DRAM to the FLASH as needed, thereby keeping data matched between the FLASH and the DRAM and storing the data. | 06-06-2013 |
Rikiya Ayukawa, Yokohama JP
Patent application number | Description | Published |
---|---|---|
20150106565 | STORAGE CONTROLLING APPARATUS, INFORMATION PROCESSING APPARATUS, AND COMPUTER-READABLE RECORDING MEDIUM HAVING STORED THEREIN STORAGE CONTROLLING PROGRAM - A storage controlling apparatus includes a processor. The processor estimates, when a new virtual machine is to be produced, an access frequency to a new virtual disk to be allocated to the new virtual machine based on an access frequency to an existing virtual disk allocated to an existing virtual machine produced from master information on which the new virtual machine is based, and temporarily reserves, when the estimated access frequency exceeds a first threshold value, a plurality of successive allocation unit regions in a physical disk for the new virtual disk. | 04-16-2015 |
Shigeru Ayukawa, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20120161616 | INTEGRATED ORGANIC LIGHT-EMITTING DEVICE, METHOD FOR PRODUCING ORGANIC LIGHT-EMITTING DEVICE AND ORGANIC LIGHT-EMITTING DEVICE PRODUCED BY THE METHOD - In a device according to the present invention, a first conductive electrode layer being patterned and light transmissive is formed on a light-transmissive substrate and a laminated layer containing a plurality of organic-compound layers is formed so as to cover at least a part of the first electrode layer. The laminated layer is partly removed so that the first electrode layer is partly exposed. At least one layer containing a second conductive electrode layer is formed on the laminated layer and the exposed part of the first electrode layer. A part of the laminated layer and a part of the second electrode layer are simultaneously removed by application of a laser beam from a side of the substrate, so that a plurality of light-emitting sections are electrically connected in series on the substrate. | 06-28-2012 |
20130249390 | ORGANIC EL DEVICE - An organic EL device that efficiently extracts light includes an organic EL element formed by laminating a first electrode layer, functional layer, and second electrode layer on a substrate and a sealing member sealing the organic EL element. The organic EL device has a first electrode communicating part electrically connected to the first electrode layer at one side of the substrate and a second electrode communicating part electrically connected to the second electrode layer at the other side of the substrate. The organic EL device has first cross grooves crossing the organic EL element from the second electrode layer located at the one side to the second electrode layer that is located at the other side. The first cross groove is formed by removing the first electrode layer, functional layer, and second electrode layer. The sealing member and the substrate are connected outside of the first cross grooves. | 09-26-2013 |
20130285033 | ORGANIC EL DEVICE AND METHOD FOR PRODUCING ORGANIC EL DEVICE - The present invention aims at providing an organic EL device that emits light by an alternating current, has a simple structure and provides little increase of production processes, while downsizing an overall configuration and a simplifying a method for producing said organic EL device. The organic EL device includes a power feeding part and an organic-EL-element forming part. The organic-EL-element forming part includes a plurality of unit EL elements formed on a substrate. There is provided a plurality of series-connected parts each formed by a plurality of the unit EL elements that are electrically connected in series in a forward direction. A plurality of the series-connected parts are electrically connected to the power feeding part in parallel. The series-connected parts that are connected in parallel include a series-connected part that is connected to the power feeding part so as to have a reverse polarity. | 10-31-2013 |
Tatsuya Ayukawa, Toyota-Shi JP
Patent application number | Description | Published |
---|---|---|
20150035316 | AUTOMOBILE VEHICLE-BODY FRONT STRUCTURE - According to a vehicle-body front structure, when a collision load caused at the time of a front end collision is input into a front part of a connecting member fixed to a front end of an apron upper member, a protruding member protruding outwardly in a vehicle width direction from a front part of a side-member main body is able to interfere with the front part of the connecting member from a vehicle rear side. This makes it possible to improve a transmission efficiency of the collision load between the connecting member and the front side member. Besides, the front part of the connecting member is reinforced by a bulk head, thereby making it possible to restrain the front part from being deformed by the collision load. | 02-05-2015 |
Yuichi Ayukawa, Hiroshima JP
Patent application number | Description | Published |
---|---|---|
20100313829 | COOLING-WATER PUMP ARRANGEMENT STRUCTURE OF ENGINE - A pump attaching portion is formed at a specified outside portion of an engine body beside a boss portion of a cylinder-head fastening bolt in such a manner that the pump attaching portion is continuous from the boss portion. The pump attaching portion has an attachment face, which contains a cooling-water introducing port, which is located on the outside of the flange wall and faces toward an engine front side in such a manner that the position of the attachment face is retreated from the flange wall. Accordingly, the sufficient pump-support rigidity can be ensured, restraining the pump attaching portion from projecting greatly toward the side of the engine body. | 12-16-2010 |