AXIS SEMICONDUCTOR, INC.
AXIS SEMICONDUCTOR, INC. Patent applications | ||
Patent application number | Title | Published |
---|---|---|
20130138919 | HIERARCHICAL MULTI-CORE PROCESSOR AND METHOD OF PROGRAMMING FOR EFFICIENT DATA PROCESSING - A multi-core processor includes a tree-like structure having a plurality of computing cores arranged in hierarchical levels, the cores all having the same logical architecture. Each core can include computing, interconnecting, and/or storage elements. The functionality of an individual element can be supplied by an entire core in a lower level. A method for programming the processor includes hierarchically decomposing an application into interconnected sub-functions, mapping the sub-functions onto groups of cores at appropriate levels of the processor, and interconnecting the mapped sub-functions so as to hierarchically compose the complete application. Sub-functions can be sequential, concurrent, and/or pipelined. Interconnections can be static or dynamically switchable under program control. Interconnect elements can also be used to implement flow control as needed in pipelined operations to maintain data coherency. The decomposing and mapping process can be iterated on sub-functions so as to optimize load balancing, software performance, and hardware efficiency. | 05-30-2013 |
20130044634 | DYNAMICALLY RECONFIGURABLE HYBRID CIRCUIT-SWITCHED AND PACKET-SWITCHED NETWORK ARCHITECTURE - A dynamically reconfigurable network architecture includes a plurality of switching modules arranged in an ordered, multi-level, switched-tree configuration. A network is formed by selecting one switching module as the root and assigning it and all directly or indirectly subsidiary modules to the network. The operating mode of each switching module can be dynamically selected as either circuit-switched or packet-switched. The modules can be grouped into a single network or into a plurality of separate networks operating in parallel, including both circuit-switched and packet-switched networks. When a network is no longer needed, its operation can be halted and its resources released for reassignment to other networks. In embodiments, a selector controlled by allocation registers selects either a circuit-switching sequencer or a packet connection arbitration circuit to control the switching circuits. Switching modules can include crossbar switches. Circuit-switched connections can use TDM to share allocated physical resources. | 02-21-2013 |