Patent application number | Description | Published |
20080290901 | Voltage Shifter Circuit - The present invention provides a voltage shifter circuit, in which a control circuit is used to control the pull-up circuit, so that the pull-up circuit is kept as off when the signal from the input signal source changes from a low voltage to a high voltage. Hence, the competition between the pull-up circuit and the pull-down circuit is avoided. The speed of the voltage shifter circuit is improved and the voltage shifter circuit can operate within a wider voltage range. The delay time of the pull-up circuit and the pull-down circuit is small and the duty cycle is small. In addition, since no direct current path is established, no current is wasted. Additionally, the voltage shifter circuit uses the second delayer to compensate the delay time between the pull-up circuit and the pull-down circuit and optimizes the duty cycle. | 11-27-2008 |
20090273379 | Self-Biased Phase Locked Loop and Phase Locking Method - The present invention discloses a self-bias phase locked loop including a phase frequency detector, a charge pump, a loop filter, a voltage control oscillator, a divider and a bias current converter. A charging or discharging current output from the charge pump equals to a first control current. A resistor of the loop filter is controlled by a first control voltage a second control voltage which is adjusted according to the first control voltage and a second control current. The loop filter boosts or lowers the first control voltage according to the charging or discharging current output from the charge pump. The voltage control oscillator generates a bias current according to the first control voltage and increases or decreases an oscillation frequency according to the boosted or lowered first control voltage, and symmetric loads of the voltage control oscillator are controlled by the first control voltage. The first control current output from the bias current converter equals to the ratio of the bias current to a constant, and the second control current output from the bias current converter equals to the ratio of the bias current to a frequency division factor. The circuit of the self-bias phase locked loop is simple and a low jitter. | 11-05-2009 |
20090289725 | Self-Biased Phase Locked Loop - The present invention discloses a self-bias PLL including a phase frequency detector, a charge pump, a loop filter, a voltage control oscillator, a divider and a bias current converter. A charging or discharging current output from the charge pump equals to a first control current. A resistor of the loop filter is controlled by a first control voltage a second control voltage which is adjusted according to the first control voltage and a second control current. The loop filter increases or decreases the first control voltage according to the charging or discharging current output from the charge pump. The voltage control oscillator generates a bias current and an oscillation voltage according to the first control voltage and increases or decreases an oscillation frequency according to the increase or decrease of the oscillation voltage. The circuit structure of the self-bias PLL is simple and the self-bias PLL has a low jitter. | 11-26-2009 |
20090289726 | Self-Biased Phase Locked Loop - A self-biased PLL includes a first charge pump and a second charge pump, an output terminal of the first charge pump is connected with a discharge-charge capacitor to output a control voltage, an output terminal of the second charge pump is connected with an output terminal of a bias generator for outputting a first bias voltage equal to the control voltage, wherein, a current output from the first charge pump is equal to a value obtained through dividing the production of a first constant with a bias current of a voltage control oscillator by a frequency division factor of a frequency divider; a current output from the second charge pump is equal to a value obtained through dividing the bias current of the voltage control oscillator by a second constant; and a multiple relation exists between an output resistance of the bias generator and an equivalent resistance of a differential buffer delay stage in the voltage control oscillator. | 11-26-2009 |
20100039151 | Phase Locked Loop, Lock Detector and Lock Detection Method - The present invention discloses a PLL, a lock detector thereof and a lock detection method. The lock detector includes: a first detecting unit, adapted to compare a counting value of a reference clock signal with a counting value of a feedback clock signal every first interval and output a valid first prelock signal when the counting value of the reference clock signal is equal to the counting value of the feedback clock signal; a second detecting unit, adapted to output a valid second prelock signal when the counting value of the reference clock signal is equal to the counting value of the feedback clock signal during a second interval which is at least two times higher than the first interval; a third detecting unit, adapted to output a valid lock signal if the first prelock signal output from the first detecting unit every first interval is valid and the second prelock signal output from the second detecting unit is valid during the second interval. The PLL, lock detector thereof and lock detection method can detect the lock state quickly and correctly. | 02-18-2010 |
20140368282 | FREQUENCY GENERATION DEVICE - A frequency generation device is provided. The frequency generation device includes a voltage generation unit configured to receive an input signal having an input frequency and to generate a feedback voltage based on the input signal, wherein the feedback voltage is proportional to the input frequency; and a feedback unit connected to the voltage generation unit and a reference voltage source, wherein the feedback unit is configured to receive a reference voltage from the reference voltage source and the feedback voltage from the voltage generation unit, so as to generate a feedback signal having a feedback frequency. | 12-18-2014 |
20150116017 | SELF-BIASED PHASE LOCK LOOP - A self-biased Phase Locked Loop (PLL) is provided. The self-biased PLL includes a bias current generator configured to generate a bias current Ib, wherein the bias current Ib includes one or more adjustable parameters for adjusting a loop bandwidth wn of the self-biased PLL. The one or more adjustable parameters in the bias current Ib includes at least one of a reference voltage Vref and a reference frequency Fref. | 04-30-2015 |
20150349789 | OSCILLATOR CIRCUIT AND CONFIGURATION METHOD THEREOF - The present disclosure provides an oscillator circuit. The oscillator circuit includes a signal selecting unit, a control voltage generating unit, a reference voltage generating unit, an output adjusting unit, and a frequency-dividing unit. The signal selecting unit is configured to select a reference signal or a frequency-divided signal as an input signal. The control voltage generating unit is configured to generate a control voltage based on the input signal. The reference voltage generating unit is configured to generate a reference voltage. The output adjusting unit is configured to generate an output signal based on the control voltage and the reference voltage. The frequency-dividing unit is configured to divide the frequency of the output signal and generate the frequency-divided signal. | 12-03-2015 |