Yosef, IL
Alexander Yosef, Arad IL
Patent application number | Description | Published |
---|---|---|
20090071212 | SOLUBLE AND SOLUBILIZING, FREE-FLOWING, SOLID FERTILIZER COMPOSITIONS, AND THE PREPARATION THEREOF - A solid free-flowing particulate fertilizer composition is provided, as well as a method of manufacturing same. The composition has low tendency to caking, is easy for storage and manipulation, dissolves rapidly and completely in water, and can be used directly as a fertilizer or serves in the preparation of concentrated aqueous fertilizer compositions comprising otherwise scarcely soluble nutrients. | 03-19-2009 |
Andrei Yosef, Even Yehuda IL
Patent application number | Description | Published |
---|---|---|
20140119954 | Methods, Circuits, Devices, Apparatuses, Encasements and Systems for Identifying if a Medical Infusion System is Decalibrated - Disclosed is an infusion pump which may include a native pumping mechanism to drive fluids through a functionally associated conduit, at least one native sensor to sense a physical characteristic of the fluid within the conduit and computing circuitry having a decalibration test mode to determine whether the infusion pump is decalibrated. The computing circuitry may be adapted to receive output from at least one native sensor during the decalibration test mode | 05-01-2014 |
Chen Yosef, Tel Aviv IL
Patent application number | Description | Published |
---|---|---|
20100306341 | NETWORK COMMUNICATIONS USING NON-NETWORKING DEVICE DRIVERS - A system for communicating via a network, the system including a non-networking device driver running on a computer, and networking/non-networking apparatus configured to receive, from the non-networking device driver, data that are designated by an application for transmission via a computer network, and transmit the data via the computer network responsive to receipt of the data from the non-networking device driver, where the networking/non-networking apparatus includes a non-networking device impersonator configured to be identified by the computer as a non-networking device, and to receive data from the non-networking device driver, and a network adapter configured to receive the data from the non-networking device impersonator and transmit the data via the computer network. | 12-02-2010 |
Golan Yosef, Rishon Le'Zion IL
Patent application number | Description | Published |
---|---|---|
20090019545 | COMPUTER SECURITY METHOD AND SYSTEM WITH INPUT PARAMETER VALIDATION - A security system, including a receiver for receiving a downloadable, a scanner, coupled with the receiver, for scanning the downloadable to identify suspicious computer operations therein, a code modifier, coupled with the scanner, for overwriting the suspicious computer operations with substitute computer operations, if at least one suspicious computer operation is identified by the scanner, and for appending monitoring program code to the downloadable thereby generating a modified downloadable, if at least one suspicious computer operation is identified by the scanner, and a processor, coupled with the code modifier, for executing programmed instructions, wherein the monitoring program code includes program instructions for the processor to validate input parameters for the suspicious computer operations during run-time of the downloadable. A method is also described and claimed. | 01-15-2009 |
20120144485 | COMPUTER SECURITY METHOD AND SYSTEM WITH INPUT PARAMETER VALIDATION - A security system, including a receiver for receiving a downloadable, a scanner, coupled with the receiver, for scanning the downloadable to identify suspicious computer operations therein, a code modifier, coupled with the scanner, for overwriting the suspicious computer operations with substitute computer operations, if at least one suspicious computer operation is identified by the scanner, and for appending monitoring program code to the downloadable thereby generating a modified downloadable, if at least one suspicious computer operation is identified by the scanner, and a processor, coupled with the code modifier, for executing programmed instructions, wherein the monitoring program code includes program instructions for the processor to validate input parameters for the suspicious computer operations during run-time of the downloadable. A method is also described and claimed. | 06-07-2012 |
Ilan Yosef, Pardessiya IL
Patent application number | Description | Published |
---|---|---|
20080212571 | METHOD AND SYSTEM FOR MONITORING AND RECORDING VOICE FROM CIRCUIT-SWITCHED SWITCHES VIA A PACKET-SWITCHED NETWORK - Some embodiments of the present invention are directed to a method and system for monitoring and recording voice from circuit-switched switches via a_packet-switched network. A circuit-switched or VoIP recording system may record and/or live-monitor telephone calls by trunk and/or extension tapping over a packet-switched network. Alternatively, a circuit-switched or VoIP recording system may record and/or live-monitor telephone calls over a packet-switched network by activating the service observation feature of the circuit-switched switch either by feature code dialing or a computer telephony integration (CTI) link command. | 09-04-2008 |
20090010277 | METHOD AND SYSTEM FOR SELECTING A RECORDING ROUTE IN A MULTI-MEDIA RECORDING ENVIRONMENT - Device and method for receiving information from one or more media providers capable of transmitting a media session and from one or more media recorders capable of recording the media session and selecting one of the recorders for recording the media session based on the received information and a predetermined set of rules. | 01-08-2009 |
20120190333 | SYSTEM AND METHOD FOR MANAGING A CUSTOMER SERVICE SESSION - Embodiments of the invention are directed to a method of providing a service to a user of a mobile communication device. A selection a service may be received. An optimal option for providing a selected service may be determined and displayed on a mobile communication device. A session including a voice communication channel and a data communication channel may be established and used to provide a selected service. | 07-26-2012 |
Itzik Yosef, Modiin IL
Patent application number | Description | Published |
---|---|---|
20100297724 | METAL ENTRAPPED COMPOUNDS - The present invention provides a composite comprising at least one hydrophobic organic compound and a matrix of at least one metal; wherein said at least one hydrophobic compound is entrapped within said matrix, compositions comprising at least one composite and methods of its preparation. | 11-25-2010 |
Liad Yosef, Holon IL
Patent application number | Description | Published |
---|---|---|
20140046432 | EXTERNAL SUPPORT FOR ELONGATED BODILY VESSELS - An external bodily vessel support comprising an elongate body with a longitudinal axis and an interior to be brought into apposition with an exterior of the bodily vessel. The elongate body including a tubular fabric of a plurality of threads, the body when in a relaxed configuration having a relaxed length and being sized and shaped to fit over of the exterior of the bodily vessel, the tubular fabric being longitudinally elastic to maintain the length with an axial stiffness of at least 0.1 N/m. | 02-13-2014 |
20160045304 | EXTERNAL SUPPORT FOR ELONGATED BODILY VESSELS - External support implant for unbound covering of a blood vessel graft in a peripheral vascular bypass system. The implant includes: elongate body having a longitudinal axis, and interior collapsible upon exterior of the blood vessel graft. Elongate body includes tubular fabric having intertwined coiled compression springs configured for elastically resisting longitudinal compression of the elongate body from a relaxed length, when compression springs are slightly stressed, and for elastically increasing diameter of the elongate body when compression springs are subjected to the longitudinal compression. | 02-18-2016 |
Lior Yosef, Haifa IL
Patent application number | Description | Published |
---|---|---|
20160128225 | EFFICIENT TEMPERATURE FORCING OF SEMICONDUCTOR DEVICES UNDER TEST - A temperature-forcing system and method for controlling the temperature of an electronic device under test comprises a temperature-forcing head, including a face positionable in thermal contact with the device, and an evaporator, in direct or indirect thermal contact with the face; and a refrigerant circulation subsystem, including a compressor, a condenser, a flow control device for inducing a pressure drop in the refrigerant, and a conduit circuit through which the refrigerant is flowable. The subsystem cooperates with the evaporator so as to define at least one closed loop through which a corresponding bi-phase refrigerant is circulatable, so that, during circulation, the refrigerant is maintained in a liquid phase between the compressor and the flow control device and in a gaseous phase while flowing through the evaporator. The temperature of the device is therefore switchable by the head at a rapid rate of 50 to 150 degrees Celsius per minute. | 05-05-2016 |
Lior Yosef, Nesher IL
Patent application number | Description | Published |
---|---|---|
20130220579 | EFFICIENT TEMPERATURE FORCING OF SEMICONDUCTOR DEVICES UNDER TEST - A temperature-forcing system, for controlling the temperature of an electronic device under test, comprising | 08-29-2013 |
20130340445 | EFFICIENT TEMPERATURE FORCING OF SEMICONDUCTOR DEVICES UNDER TEST - A temperature-forcing system and method for controlling the temperature of an electronic device under test comprises a temperature-forcing head, including a face positionable in thermal contact with the device, and an evaporator, in direct or indirect thermal contact with the face; and a refrigerant circulation subsystem, including a compressor, a condenser, a flow control device for inducing a pressure drop in the refrigerant, and a conduit circuit through which the refrigerant is flowable. The subsystem cooperates with the evaporator so as to define at least one closed loop through which a corresponding bi-phase refrigerant is circulatable, so that, during circulation, the refrigerant is maintained in a liquid phase between the compressor and the flow control device and in a gaseous phase while flowing through the evaporator. The temperature of the device is therefore switchable by the head at a rapid rate of 50 to 150 degrees Celsius per minute. | 12-26-2013 |
Moti Ben Yosef, Shoham IL
Patent application number | Description | Published |
---|---|---|
20090158346 | AUTOMATIC SMART VIDEO USER GENERATED URL SYNTHESIS INTO A CHANNEL LIST - A system and method for defining and organizing personal viewing channels, wherein the channel sources are aggregated from a data communication network. The system comprises a channel selection utility enabling to select specific and video content sources through on the fly navigation session and store all meta data associated with the video source, wherein said meta data supports the viewing of said video source; an editor web application enabling to organize the selected video sources according to user personal categories, wherein all video source metadata is maintained on a dedicated server; and a converter module which enables to assign at least one selected video source to at least one TV channel. Upon user selection of a channel the system automatically retrieves all meta data of the respective video source and activates required application for viewing of said respective video source. | 06-18-2009 |
Nadav Har'El Yosef, Haifa IL
Patent application number | Description | Published |
---|---|---|
20120166980 | Automatic Sash Configuration in a GUI Environment - A graphical user interface generation system offers a management module that displays GUI elements and a visual indicator in an editing window. The visual indicator is movable in the editing window, which has at least two panels and a divider between the panels. A configuration history of the divider including at least one prior location of the divider in the editing window is memorized. An optimization function is defined for determining a new configuration of the divider. The function is invoked responsively to the configuration history of the divider to determine the new configuration of the divider, and a current configuration of the divider is automatically reset on the display to the new configuration of the divider within the editing window. | 06-28-2012 |
Noam Yosef, Haifa IL
Patent application number | Description | Published |
---|---|---|
20130103867 | Method And Apparatus For Reducing Power Consumption In A Memory Bus Interface By Selectively Disabling And Enabling Sense Amplifiers - A technique includes amplifying data signals from a memory bus interface. The amplified data signals are sampled, and the amplifier is selectively disabled in response to the absence of a predetermined operation occurring over the memory bus. In some embodiments of the invention, the amplification may be selectively enabled in response to the beginning of the predetermined operation over the memory bus. | 04-25-2013 |
Ofra Yosef, Beer Sheva IL
Patent application number | Description | Published |
---|---|---|
20120203028 | PROCESS FOR THE PREPARATION OF PURE ACRYLATE ESTERS - The present invention provides a process for manufacturing acrylate esters of trinol, dinol, and didinol, which avoids the undesired thermopolymerization of the esters and provides highly pure monomers for the preparation of plastic lenses. | 08-09-2012 |
Reut Yosef, Rehovot IL
Patent application number | Description | Published |
---|---|---|
20160122758 | AGENTS FOR DOWNREGULATION OF THE ACTIVITY AND/OR AMOUNT OF BCL-XL AND/OR BCL-W - A method of treating an inflammatory or fibrotic disease in a subject is disclosed. The method comprises administering to the subject a therapeutically effective amount of an agent which down-regulates an activity and/or an amount of Bcl-xL and/or Bcl-w and/or p21, with the proviso that the inflammatory disease is not cancer. | 05-05-2016 |
Sharon Mor Yosef, Moshav Bequaot IL
Patent application number | Description | Published |
---|---|---|
20110038612 | LIVE IMAGES - A method and system for displaying content on a display device. The method comprises obtaining one or more sequences of frames having a first frame and a last frame, in which a transformation between the last frame and the first frame is seamless; and repeatedly displaying one of the sequences of frames on the display device. | 02-17-2011 |
Yoav Yosef, Schechner IL
Patent application number | Description | Published |
---|---|---|
20100299144 | METHOD AND APPARATUS FOR THE USE OF CROSS MODAL ASSOCIATION TO ISOLATE INDIVIDUAL MEDIA SOURCES - Apparatus for isolation of a media stream of a first modality from a complex media source having at least two media modality, and multiple objects, and events, comprises: recording devices for the different modalities; an associator for associating between events recorded in said first modality and events recorded in said second modality, and providing an association output; and an isolator that uses the association output for isolating those events in the first mode correlating with events in the second mode associated with a predetermined object, thereby to isolate a isolated media stream associated with said predetermined object. Thus it is possible to identify events such as hand or mouth movements, and associate these with sounds, and then produce a filtered track of only those sounds associated with the events. In this way a particular speaker or musical instrument can be isolated from a complex scene. | 11-25-2010 |
Yuval Yosef, Haifa IL
Patent application number | Description | Published |
---|---|---|
20100146314 | Power aware software pipelining for hardware accelerators - Forming a plurality of pipeline orderings, each pipeline ordering comprising one of a sequential, a parallel, or a sequential and parallel combination of a plurality of stages of a pipeline, analyzing the plurality of pipeline orderings to determine a total power of each of the orderings, and selecting one of the plurality of pipeline orderings based on the determined total power of each of the plurality of pipeline orderings. | 06-10-2010 |
Yuval Yosef, Hadera IL
Patent application number | Description | Published |
---|---|---|
20100064162 | TECHNIQUES TO MANAGE OPERATIONAL PARAMETERS FOR A PROCESSOR - Techniques to manage operational parameters for a processor are described. For instance, a method includes monitoring performance values representing physical characteristics for multiple components of a computing platform, and managing a performance level for a processor based on the performance values and one or more operational parameters for the processor. The operational parameters may include one or more transitory operational parameters that cause the processor to temporarily exceed operational parameters set by a thermal design power limit. Other embodiments are described and claimed. | 03-11-2010 |
20120056988 | 3-D CAMERA - A 3-D camera is disclosed. The 3-D camera includes an optical system, a front-end block, and a processor. The front-end block further includes a combined image sensor to generate an image, which includes color information and near infra-red information of a captured object and a near infra-red projector to generate one or more patterns. The processor is to generate a color image and a near infra-red image from the image and then generate a depth map using the near infra-red image and the one or more patterns from a near infra-red projector. The processor is to further generate a full three dimensional color model based on the color image and the depth map, which may be aligned with each other. | 03-08-2012 |
20130205122 | INSTRUCTION SET ARCHITECTURE-BASED INTER-SEQUENCER COMMUNICATIONS WITH A HETEROGENEOUS RESOURCE - In one embodiment, the present invention includes a method for directly communicating between an accelerator and an instruction sequencer coupled thereto, where the accelerator is a heterogeneous resource with respect to the instruction sequencer. An interface may be used to provide the communication between these resources. Via such a communication mechanism a user-level application may directly communicate with the accelerator without operating system support. Further, the instruction sequencer and the accelerator may perform operations in parallel. Other embodiments are described and claimed. | 08-08-2013 |
20140082630 | PROVIDING AN ASYMMETRIC MULTICORE PROCESSOR SYSTEM TRANSPARENTLY TO AN OPERATING SYSTEM - In one embodiment, the present invention includes a multicore processor with first and second groups of cores. The second group can be of a different instruction set architecture (ISA) than the first group or of the same ISA set but having different power and performance support level, and is transparent to an operating system (OS). The processor further includes a migration unit that handles migration requests for a number of different scenarios and causes a context switch to dynamically migrate a process from the second core to a first core of the first group. This dynamic hardware-based context switch can be transparent to the OS. Other embodiments are described and claimed. | 03-20-2014 |
20140129808 | MIGRATING TASKS BETWEEN ASYMMETRIC COMPUTING ELEMENTS OF A MULTI-CORE PROCESSOR - In one embodiment, the present invention includes a multicore processor having first and second cores to independently execute instructions, the first core visible to an operating system (OS) and the second core transparent to the OS and heterogeneous from the first core. A task controller, which may be included in or coupled to the multicore processor, can cause dynamic migration of a first process scheduled by the OS to the first core to the second core transparently to the OS. Other embodiments are described and claimed. | 05-08-2014 |
20140189300 | Processing Core Having Shared Front End Unit - A processor having one or more processing cores is described. Each of the one or more processing cores has front end logic circuitry and a plurality of processing units. The front end logic circuitry is to fetch respective instructions of threads and decode the instructions into respective micro-code and input operand and resultant addresses of the instructions. Each of the plurality of processing units is to be assigned at least one of the threads, is coupled to said front end unit, and has a respective buffer to receive and store microcode of its assigned at least one of the threads. Each of the plurality of processing units also comprises: i) at least one set of functional units corresponding to a complete instruction set offered by the processor, the at least one set of functional units to execute its respective processing unit's received microcode; ii) registers coupled to the at least one set of functional units to store operands and resultants of the received microcode; iii) data fetch circuitry to fetch input operands for the at least one functional units' execution of the received microcode. | 07-03-2014 |
20140189317 | APPARATUS AND METHOD FOR A HYBRID LATENCY-THROUGHPUT PROCESSOR - An apparatus and method are described for executing both latency-optimized execution logic and throughput-optimized execution logic on a processing device. For example, a processor according to one embodiment comprises: latency-optimized execution logic to execute a first type of program code; throughput-optimized execution logic to execute a second type of program code, wherein the first type of program code and the second type of program code are designed for the same instruction set architecture; logic to identify the first type of program code and the second type of program code within a process and to distribute the first type of program code for execution on the latency-optimized execution logic and the second type of program code for execution on the throughput-optimized execution logic. | 07-03-2014 |
20140189332 | APPARATUS AND METHOD FOR LOW-LATENCY INVOCATION OF ACCELERATORS - An apparatus and method are described for providing low-latency invocation of accelerators. For example, a processor according to one embodiment comprises: a command register for storing command data identifying a command to be executed; a result register to store a result of the command or data indicating a reason why the command could not be executed; execution logic to execute a plurality of instructions including an accelerator invocation instruction to invoke one or more accelerator commands; and one or more accelerators to read the command data from the command register and responsively attempt to execute the command identified by the command data. | 07-03-2014 |
20140189712 | Memory Address Collision Detection Of Ordered Parallel Threads With Bloom Filters - A semiconductor chip is described having a load collision detection circuit comprising a first bloom filter circuit. The semiconductor chip has a store collision detection circuit comprising a second bloom filter circuit. The semiconductor chip has one or more processing units capable of executing ordered parallel threads coupled to the load collision detection circuit and the store collision detection circuit. The load collision detection circuit and the store collision detection circuit is to detect younger stores for load operations of said threads and younger loads for store operations of said threads. | 07-03-2014 |
20150070368 | Instruction Set Architecture-Based Inter-Sequencer Communications With A Heterogeneous Resource - In one embodiment, the present invention includes a method for directly communicating between an accelerator and an instruction sequencer coupled thereto, where the accelerator is a heterogeneous resource with respect to the instruction sequencer. An interface may be used to provide the communication between these resources. Via such a communication mechanism a user-level application may directly communicate with the accelerator without operating system support. Further, the instruction sequencer and the accelerator may perform operations in parallel. Other embodiments are described and claimed. | 03-12-2015 |