Wu, San Jose
Andrew Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100157487 | SHORT CIRCUIT CURRENT RATCHETING IN SWITCH MODE DC/DC VOLTAGE REGULATORS - A regulator with a high side pass device and a low side pass device coupled in series to the high side pass device is disclosed. The apparatus further includes a control module coupled to the high side pass device and the low side pass device. The control module is coupled to the high side pass device and the low side pass device to control the high side pass device and the low side pass device. The control module is operable to lock out the high side pass device under certain conditions. | 06-24-2010 |
20100220421 | SHORT CIRCUIT CURRENT RATCHETING IN SWITCH MODE DC/DC VOLTAGE REGULATORS - A regulator with a high side pass device and a low side pass device coupled in series to the high side pass device is disclosed. The apparatus further includes a control module coupled to the high side pass device and the low side pass device. The control module is coupled to the high side pass device and the low side pass device to control the high side pass device and the low side pass device. The control module is operable to lock out the high side pass device under certain conditions. | 09-02-2010 |
20110128654 | SHORT CIRCUIT CURRENT RATCHETING IN SWITCH MODE DC/DC VOLTAGE REGULATORS - A regulator with a high side pass device and a low side pass device coupled in series to the high side pass device is disclosed. The apparatus further includes a control module coupled to the high side pass device and the low side pass device. The control module is coupled to the high side pass device and the low side pass device to control the high side pass device and the low side pass device. The control module is operable to lock out the high side pass device under certain conditions. | 06-02-2011 |
Caroline Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110208286 | CATHETER ASSEMBLY AND METHOD FOR TREATING BIFURCATIONS - An improved stent design and stent delivery catheter assembly for repairing a main vessel and a side branch vessel forming a bifurcation. The stent includes rings aligned along a common longitudinal axis and connected by links, where the stent has one or more portals for aligning with and partially expanding into the opening to the side branch vessel. The stent is implanted at a bifurcation so that the main stent section is in the main vessel, and the portal section covers at least a portion of the opening to the side branch vessel. A second stent can be implanted in the side branch vessel and abut the expanded central section to provide full coverage of the bifurcated area in the main vessel and the side branch vessel. Radiopaque markers on the stent and on the tip of the delivery catheter assist in aligning the portal section with the opening to the side branch vessel. | 08-25-2011 |
Chih-Huei Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090135414 | APPARATUS AND METHOD FOR TESTING IMAGE SENSOR WAFERS TO IDENTIFY PIXEL DEFECTS - An image sensor testing apparatus is disclosed. The image sensor testing apparatus includes an electronic test system having a light source for illuminating an image sensor wafer to generate pixel data and a host processor for receiving the pixel data. An interface card coupled to the electronic test system has a programmable processor for processing the pixel data to generate processed data, the processed data transmitted to and analyzed by the host processor together with the pixel data to detect pixel defects in the image sensor wafer. | 05-28-2009 |
Chihsin Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110128407 | SYSTEMS AND METHODS FOR IMAGE RESTORATION - Systems and methods are provided for focus recovery of multi-channel images. Control circuitry of an imaging system can restore an image by removing image blurring introduced by the lens, sensor noise introduced by the sensor, and a signal offset between multiple channels of the image. In some embodiments, the control circuitry can calculate one or more estimates of a signal offset of multiple observed signals. Using statistics generated from offset-removed signals, the control circuitry can generate one or more recovery kernels which can be applied to offset-removed signals to generate recovered signals. In other embodiments, instead of explicitly removing a signal offset from each observed signal, the control circuitry can implicitly remove the signal offset when calculating the first and second order statistics of one or more observed signals. | 06-02-2011 |
20110264722 | SYSTEMS AND METHODS FOR AN ADJUSTABLE FILTER ENGINE - Systems and methods are provided for an adjustable filter engine. In particular, an electronic system is provided that can include a focus module, memory, and control circuitry. In some embodiments, the focus module can include an adjustable filter engine and a motor. By using the adjustable filter engine to generate a filter with a large number of filter coefficients, the control circuitry can accommodate a variety of system characteristics. For example, by generating a set of cumulative coefficients and re-arranging the order of the cumulative coefficients, the control circuitry can reduce the bit-width requirements of the adjustable filter engine hardware. For instance, the control circuitry can reduce the number of multipliers required to perform a convolution between an updated filter and one or more input signals. In some embodiments, the updated filter can be generated to reduce oscillations of the motor movement due to a new position request. | 10-27-2011 |
20140258354 | SYSTEMS AND METHODS FOR AN ADJUSTABLE FILTER ENGINE - Systems and methods are provided for an adjustable filter engine. In particular, an electronic system is provided that can include a focus module, memory, and control circuitry. In some embodiments, the focus module can include an adjustable filter engine and a motor. By using the adjustable filter engine to generate a filter with a large number of filter coefficients, the control circuitry can accommodate a variety of system characteristics. For example, by generating a set of cumulative coefficients and re-arranging the order of the cumulative coefficients, the control circuitry can reduce the bit-width requirements of the adjustable filter engine hardware. For instance, the control circuitry can reduce the number of multipliers required to perform a convolution between an updated filter and one or more input signals. In some embodiments, the updated filter can be generated to reduce oscillations of the motor movement due to a new position request. | 09-11-2014 |
Chung-Ping Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080298399 | Methods for Synchronizing the Transmission and the Reception of a Media Stream Over a Network - The present invention relates to methods for synchronizing the transmission and the reception of a media stream over a network, such as the Internet, comprising of a receiver clock having an adjustable reset value, where the adjustable reset value may be a function of the reference time for a receiver clock and the reference time for a sender clock. | 12-04-2008 |
Danzhu Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080199178 | OPTICAL COMMUNICATION SYSTEMS AND METHODS OF OPERATING SUCH OPTICAL COMMUNICATION SYSTEMS - An optical communication system includes a first optical device including a transmission optical switch and a controller coupled to the transmission optical switch, and a second optical device coupled to the first optical device via each of a first fiber and a second fiber. The transmission optical switch is configured to operate in one of a first mode associated with the first fiber and a second mode associated with the second fiber based on control signals generated by the controller. Moreover, the controller is configured to perform a non-revertive switching operation on the transmission optical switch based on the satisfaction or the non-satisfaction of a predetermined condition or a plurality of predetermined conditions. | 08-21-2008 |
Duanpei Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090160929 | System and Method for Video Conferencing - In one embodiment, an apparatus includes two modules. A first module receives a request from a first endpoint to subscribe to a voice activated multicast group and causes the first endpoint to receive a current speaker's video stream if the first endpoint is not the current speaker and to receive a last speaker's video stream if the first endpoint is the current speaker. A second module receives a request from a second endpoint to subscribe to a continuous presence multicast group and causes the second endpoint to receive a continuous presence, current speaker video stream if the second endpoint is not the current speaker and to receive a continuous presence, last speaker video stream if the second endpoint is the current speaker. The continuous presence, current speaker video stream includes a composition or two or more video streams, one of which includes at least a portion of the current speaker's video stream. The continuous presence, last speaker video stream includes a composition or two or more video streams, one of which includes at least a portion of a last speaker's video stream. | 06-25-2009 |
20110205333 | METHOD AND APPARATUS FOR USING FAR END CAMERA CONTROL (FECC) MESSAGES TO IMPLEMENT PARTICIPANT AND LAYOUT SELECTION IN A MULTIPOINT VIDEOCONFERENCE - A method, an apparatus and a medium encoded with instructions for providing layout selection, participant selection, and/or participant-to-participant far end camera control of the selected participant for use in a continuous presence multipoint videoconference. The method includes receiving one or more far end camera control messages over a packet network from a first participant of a multipoint videoconference; maintaining an indication of a far end camera control mode for the first participant, the mode being one of a set of modes; and depending on the far end camera control mode and on controls possible, carrying out a control according to one ore more the camera control messages. | 08-25-2011 |
20120127262 | Automatic Layout and Speaker Selection in a Continuous Presence Video Conference - Techniques are provided for managing display layouts for a continuous presence video conference. Each display layout has a fixed number of positions, and one of the display layouts has a maximum number of positions for display to participants in the video conference. The display layouts comprise video display positions for participants in a video conference. When the number of participants is greater than a threshold, one of the positions in that layout is used as a shared position assigned to a video stream of participants not assigned to fixed positions in that layout. The shared position is used in a scanning manner such that video streams of participants not assigned to fixed positions in the layouts are classified as scanning streams and are displayed in the non-fixed (shared) position over a predetermined time interval. | 05-24-2012 |
20120218887 | Shaping Multimedia Stream Bit-Rates to Adapt to Network Conditions - An apparatus and methods are provided for shaping a transmit bit-rate of a multimedia stream to adapt to the bandwidth of network path on which the multimedia stream is sent between a source and destination. A condition indicative of a bandwidth of the network path is monitored, and at an intermediate point on the network path between the source and destination, the transmit bit-rate of the multimedia stream is adjusted to adapt to the condition indicative of the bandwidth of the path. | 08-30-2012 |
20120262538 | System And Method For Video Conferencing - In one embodiment, an apparatus includes a first module that causes the first endpoint to receive a current speaker's video stream if the first endpoint is not the current speaker and to receive a last speaker's video stream if the first endpoint is the current speaker. The apparatus includes a second module that causes the second endpoint to receive a continuous presence, current speaker video stream if the second endpoint is not the current speaker and to receive a continuous presence, last speaker video stream if the second endpoint is the current speaker. The continuous presence, current speaker video stream comprises two or more video streams, one of which includes at least a portion of the current speaker's video stream. The continuous presence, last speaker video stream comprises two or more video streams, one of which includes at least a portion of a last speaker's video stream. | 10-18-2012 |
20130106984 | TECHNIQUES FOR PERFORMING KEY FRAME REQUESTS IN MEDIA SERVERS AND ENDPOINT DEVICES | 05-02-2013 |
20130135427 | Techniques For a Rate-Adaptive Video Conference Bridge - A rate adaptive video conference bridge and related techniques are provided. At a video conference bridge, a source video stream is received from a source endpoint device in a network. The source video stream is encoded using a first encoder unit and second encoder unit to generate respective first and second encoded video streams. A determination is made whether to decrease or increase a bit rate of the source video stream based on network condition information. If the bit rate is to be decreased, the first encoder unit is instructed to send the first encoded video stream to a destination endpoint device. If the bit rate is to be increased, the second encoder unit is instructed to send the second encoded video stream to the destination endpoint device. | 05-30-2013 |
20130159495 | Controlling Bit-Rates for Media Streaming Sessions - In one embodiment, a method includes (a) discerning whether an average packet delay in a media streaming session is increasing or decreasing over a first defined time window, (b) discerning whether an average jitter in the media streaming session is increasing or decreasing over a second defined time window, (c) in response to (a) and (b), calculating a specific bit-rate quantity corresponding to a change in bit-rate, and (d) controlling a bit-rate of the media streaming session in accordance with the specific bit-rate quantity. | 06-20-2013 |
20130205002 | WIDE AREA NETWORK OPTIMIZATION - In one embodiment, a method includes receiving application traffic at a network device from one or more endpoints, measuring performance of applications at the network device, optimizing TCP (Transmission Control Protocol) applications and UDP (User Datagram Protocol) applications based on the measured performance and policy input received at the network device, queuing the application traffic at the network device such that the application traffic shares available bandwidth in accordance with the measured performance and the policy input, and transmitting the application traffic over a wide area network. An apparatus is also disclosed. | 08-08-2013 |
20130226567 | System for Conealing Missing Audio Waveforms - In one embodiment, a method can include: (i) establishing an internet protocol (IP) connection; (ii) forming a buffered version of a plurality of voice frame slices from received audio packets; and (iii) when an erasure is detected, performing a packet loss concealment (PLC) to provide a synthesized speech signal for the erasure, where the PLC can include: (a) identifying first and second pitches from the buffered version of the plurality of voice frame slices; and (b) forming the synthesized speech signal by using the first and second pitches, and more if needed, followed by an overlay-add (OLA). | 08-29-2013 |
20140085405 | System and Method for Video Conferencing - In one embodiment, an apparatus includes two modules. A first module receives a request from a first endpoint to subscribe to a voice activated multicast group and causes the first endpoint to receive a current speaker's video stream if the first endpoint is not the current speaker and to receive a last speaker's video stream if the first endpoint is the current speaker. A second module receives a request from a second endpoint to subscribe to a continuous presence multicast group and causes the second endpoint to receive a continuous presence, current speaker video stream if the second endpoint is not the current speaker and to receive a continuous presence, last speaker video stream if the second endpoint is the current speaker. The continuous presence, current speaker video stream includes a composition or two or more video streams, one of which includes at least a portion of the current speaker's video stream. The continuous presence, last speaker video stream includes a composition or two or more video streams, one of which includes at least a portion of a last speaker's video stream. | 03-27-2014 |
20140119183 | CONTROL OF RATE ADAPTIVE ENDPOINTS - An apparatus may receive a plurality of data streams for transmission over a network. The apparatus may adjust packet drop rates in proportion to differences between actual bit rates and target bit rates of the data streams. Information about the adjusted packet drop rates may be provided to rate adaptive endpoints that are generating the data streams. The rate adaptive endpoints may respond to the information by adjusting the bit rates at which the data streams are encoded. Over one or more time intervals, the bit rates are adjusted to levels that yield a transmission of the data streams that is both balanced and unbiased. | 05-01-2014 |
20150023169 | System and Architecture to Optimize Video Traffic over Internet Protocol Networks - Techniques are provided for managing network traffic and alleviating network congestion issues in video conference environments. At a video conference bridge device configured to send and receive communications to an endpoint device in a network, one or more video streams are received from the endpoint participating in a video conference. Each of the video streams is classified as a rate adaptive stream or as a non-rate adaptive stream. For video streams classified as rate adaptive streams, the video streams are assigned to a buffer queue for rate adaptive streams. For video streams classified as non-rate adaptive streams, the video streams are assigned to a buffer queue for non-rate adaptive streams. | 01-22-2015 |
Elizabeth Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090272324 | SLIT VALVE HAVING INCREASED FLOW UNIFORMITY - Methods and apparatus for increasing flow uniformity are provided herein. In some embodiments, a slit valve having increased flow uniformity may be provided, the slit valve may include a housing having an opening disposed therethrough, the opening configured to allow a substrate to pass therethrough; a gas inlet formed in the housing; an outer plenum disposed in the housing and coupled to the gas inlet; an inner plenum disposed in the housing and coupled to the outer plenum via a plurality of holes; and a plurality of gas outlets disposed in the housing and fluidly coupling the opening to the inner plenum. | 11-05-2009 |
20130153807 | SLIT VALVE HAVING INCREASED FLOW UNIFORMITY - Methods and apparatus for increasing flow uniformity are provided herein. In some embodiments, a slit valve having increased flow uniformity may be provided, the slit valve may include a housing having an opening disposed therethrough, the opening configured to allow a substrate to pass therethrough; a gas inlet formed in the housing; an outer plenum disposed in the housing and coupled to the gas inlet; an inner plenum disposed in the housing and coupled to the outer plenum via a plurality of holes; and a plurality of gas outlets disposed in the housing and fluidly coupling the opening to the inner plenum. | 06-20-2013 |
En-Li Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110112912 | System and Method for an Interactive Online Social Classifieds Transaction System - A web-based classified ads system providing tools that enable buyers and sellers to complete transactions in a social network environment. By integrating many of the transactions features such as classifieds, auctioning, bartering, event signups, with social networking elements such as profiles, chats, friend lists, groups, messages, degrees of separations, friend post notifications, feedbacks, and recommendations the system of the present invention reduces anxiety and cuts down on time and cost involved in business transactions. | 05-12-2011 |
Eric Ping Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130191103 | System and Method of Waveform Analysis to Identify and Characterize Power-Consuming Devices on Electrical Circuits - Waveform analysis is performed to identify and characterize power-consuming devices operating on a building electrical circuit. Current waveforms are measured from the building circuit with electrical devices operating thereon. The waveforms are separated into wavelets and analyzed to identify a representative wavelet model which is transmitted to a server for analysis. The server compares the representative wavelet model to a predictive model built from waveform signatures of known electrical devices operating on a circuit. When the predictive model matches the representative wavelet model, the electrical devices contributing to the representative wavelet, their operating mode(s) (e.g., “on”, “off”, “paused”, “hibernating”) and/or their performance state(s) (e.g., normal operation, deterioration, or failure modes) can be identified. This information can be communicated as feedback to the consumer to facilitate more efficient and more cost-effective energy usage. | 07-25-2013 |
Fei Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110108938 | IMAGE SENSOR HAVING WAVEGUIDES FORMED IN COLOR FILTERS - An image sensor having an array of pixels disposed in a substrate. Each pixel includes a photosensitive element, a color filter, and waveguide walls. The waveguide walls are disposed in the color filter and surround portions of the color filter to form waveguides through the color filter. The refractive index of the waveguide walls is less than the refractive index of the color filter. The image sensor may be back side illuminated (BSI) or front side illuminated (FSI). In some embodiments, metal walls may be coupled to the waveguide walls. | 05-12-2011 |
20110266421 | IMAGE SENSOR HAVING METAL REFLECTORS WITH SCALED WIDTHS - An image sensor in accordance with embodiments disclosed herein includes an array of imaging pixels, an insulator layer, and a plurality of metal reflectors. The array of imaging pixels are disposed within a semiconductor layer, where each imaging pixel in the array of imaging pixels includes a photosensitive element configured to receive light from a backside of the image sensor. The insulator layer is disposed on a frontside of the semiconductor layer and the plurality of metal reflectors are disposed within the insulator layer to reflect the light to a respective photosensitive element. A width of each of the plurality of metal reflectors is equal to a width of a metal reflector at the center of the array multiplied by a scaling factor, where the scaling factor is dependent on a distance of the metal reflector from the center of the array. | 11-03-2011 |
20120313206 | IMAGE SENSOR HAVING WAVEGUIDES FORMED IN COLOR FILTERS - An image sensor having an array of pixels disposed in a substrate. The array of pixels includes photosensitive elements, a color filters, and waveguide walls. The waveguide walls are disposed in the color filters and surround portions of the color filters to form waveguides through the color filters. In some embodiments, metal walls may be coupled to the waveguide walls. | 12-13-2012 |
Gary Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130066706 | Tracking Effects of an Ad Impression on Other Activity in a Social Networking System - Effects of content communications propagated to users of a social networking system may be tracked and measured by the social networking system. Identifiers of content presented to a user within a time period prior to an action performed by the user are recorded in a first label object associated with the action. The action performed by the user generates new content to be presented to other users. The identifiers of the new content and the first label object are recorded in new label objects associated with actions performed by the other users subsequent to viewing the new content. Various metrics may be determined by analyzing the label objects associated with actions performed by users of the social networking system, including virality, reach, and identifying users that share a particular content item. | 03-14-2013 |
Haowei Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100180249 | Chip-Scale Package Conversion Technique for Dies - A method is described for converting an existing die, originally designed for a non-chip-scale package, to a chip-scale package die, where the die's bonding pads are located in positions within a defined grid of candidate positions. In the first step, the die's layout, comprising its outer boundaries and areas needed to be electrically connected to bonding pads, are shifted relative to a grid of candidate positions for the bonding pads until an optimal alignment is identified. Bonding pads positions on the die are then selected corresponding to optimum grid positions within the outer boundaries of the die. The die is then fabricated using the original masks to form at least the semiconductor regions and using a new set of masks for defining the new locations of the bonding pads for the chip-scale package. The chip-scale package is then bonded to a PCB using chip-scale package technology. | 07-15-2010 |
Huming Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120166438 | SYSTEM AND METHOD FOR RECOMMENDING QUERIES RELATED TO TRENDING TOPICS BASED ON A RECEIVED QUERY - Systems and methods for identifying candidate queries related to a trending topic based on a user query are described. A trending topic identification module identifies topics trending in one or more real-time content sources. The real-time content source(s) may include, for example, a source of microblog posts or other user-generated data, a news feed, or the like. A query recommendation module suggests at least one candidate query in response to receiving a user query. The query recommendation module obtains the at least one candidate query by comparing words and named entities of the user query with words and named entities associated with the trending topics identified by the trending topic identification module. | 06-28-2012 |
20130110823 | SYSTEM AND METHOD FOR RECOMMENDING CONTENT BASED ON SEARCH HISTORY AND TRENDING TOPICS | 05-02-2013 |
Jason Anthony Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110209162 | Framework for Integrating Applications - A framework for integrating applications using the Workflow Toolkit provides a graphical development environment for developing an Extensible Workflow. The Workflow Toolkit may include a user interface displaying a first list of application programming interface (API) services provided by a first application and a second list of API services provided by a second application. The Workflow Toolkit may then generate an integration component in response to a user selecting both a first API service from the first list and a second API service from the second list. The integration component can then be called from the first API service, and the integration component in turn calls the second API service. In response to the second API service being called, the second API service may return a result. When this result is received by the integration component, the integration component may return an integration result based on the result received from the second API. | 08-25-2011 |
Jerry Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100119469 | GYNOSTEMMA EXTRACT SURFACTANT/CLEANING AGENT/EMULSIFIER/FOAMING AGENT AND METHOD OF PRODUCING SAME - extract compositions containing | 05-13-2010 |
20100144892 | METHOD OF PRODUCING ORGANIC CERTIFIED GLYCERIN - A process for the production of naturally and organically fermented glycerin includes cleaning and sanitizing of the fermentation equipment prior to fermentation without using any traditional synthetic organic hydrocarbon-based chemicals. The fermentation process uses a non-chemical nutrient and nitrogen source from natural proteins during the fermentation to reduce trace amounts of toxins or contaminants. A purification stage following the fermentation process increases the purity of the glycerin to a desired level. | 06-10-2010 |
Jiangfeng Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120014420 | Method and Apparatus for Fast Link Recovery - Embodiments of methods and apparatus for fast link recover are disclosed. One method includes sensing a link quality failure of a link between a receiver and a transmitter. If a link quality failure is sensed, then the receiver selects new pre-coder settings for the transmitter. The receiver communicates the new pre-coder settings to the transmitter. The transmitter applies the new pre-coder settings. The receiver computes its equalizer settings based on the new pre-coder settings of the transmitter. One apparatus or transceiver includes a means for determining a link quality failure of a link between the transceiver and a link partner transceiver. The transceiver selects new pre-coder settings for the link partner transceiver if a link quality failure is sensed. Additionally, the transceiver communicates the new pre-coder settings to the link partner transceiver, and computes its equalizer settings based on the new pre-coder settings of the link partner transceiver. | 01-19-2012 |
20140286462 | REDUCING ELECTROMAGNETIC INTERFERENCE IN A RECEIVED SIGNAL - Disclosed are various embodiments for reducing the amount of electromagnetic interference (EMI) that may be present in a received signal. A frequency component for the received component is generated. An EMI frequency, an EMI phase, and an EMI amplitude present in the frequency component are tracked. Cancelling data is generated responsive to the EMI frequency, the EMI phase, and the EMI amplitude present in the frequency component. | 09-25-2014 |
Jianxin Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100165346 | APPARATUS FOR DETECTING A SAMPLE - An apparatus for effectively detecting and calibrating a sample of examination system. The apparatus has an optics-electricity assembly for detecting the sample by a light and an elastically supporting assembly for providing motion freedoms to adjust the relative geometric conditions between the optics-electricity assembly and the sample. The elastically supporting assembly has a planer structure and a cubic structure, and provides both motion freedoms on a plane and motion freedoms vertical to the plane. The optics electricity assembly could analyze the received reflected light to get geometric information of the sample, and could adjust the light used to detect the sample. | 07-01-2010 |
Jian Yao Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080294094 | Occlusion Sensing for an Infusion Pump - Some embodiments of an infusion pump system may include an occlusion sensor that can be used to detect when an occlusion exists in the fluid path between the medicine reservoir and the infusion site on the user's skin. Such an occlusion may occur, for example, when the fluid flow line (e.g., a cannula, infusion set tubing, or the like) is kinked. If the medicine dispensation path to the user is occluded, the user may receive no dosage or a lower dosage of the medicine. As such, the occlusion sensor can be used to indicate when the fluid is flowing or not flowing, thereby permitting the infusion pump system to communicate an alarm to the user if an occlusion exists. | 11-27-2008 |
20110118662 | Occlusion Sensing for an Infusion Pump - Some embodiments of an infusion pump system may include an occlusion sensor that can be used to detect when an occlusion exists in the fluid path between the medicine reservoir and the infusion site on the user's skin. Such an occlusion may occur, for example, when the fluid flow line (e.g., a cannula, infusion set tubing, or the like) is kinked. If the medicine dispensation path to the user is occluded, the user may receive no dosage or a lower dosage of the medicine. As such, the occlusion sensor can be used to indicate when the fluid is flowing or not flowing, thereby permitting the infusion pump system to communicate an alarm to the user if an occlusion exists. | 05-19-2011 |
20150025462 | Occlusion Sensing for an Infusion Pump - Some embodiments of an infusion pump system may include an occlusion sensor that can be used to detect when an occlusion exists in the fluid path between the medicine reservoir and the infusion site on the user's skin. Such an occlusion may occur, for example, when the fluid flow line (e.g., a cannula, infusion set tubing, or the like) is kinked. If the medicine dispensation path to the user is occluded, the user may receive no dosage or a lower dosage of the medicine. As such, the occlusion sensor can be used to indicate when the fluid is flowing or not flowing, thereby permitting the infusion pump system to communicate an alarm to the user if an occlusion exists. | 01-22-2015 |
Jue Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090164841 | System And Method For Improving The Yield of Integrated Circuits Containing Memory - A system and method for increasing the yield of integrated circuits containing memory partitions the memory into regions and then independently tests each region to determine which, if any, of the memory regions contain one or more memory failures. The test results are stored for later retrieval. Prior to using the memory, software retrieves the test results and uses only the memory sections that contain no memory failures. A consequence of this approach is that integrated circuits containing memory that would have been discarded for containing memory failures now may be used. This approach also does not significantly impact die area. | 06-25-2009 |
Junjun Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110198544 | EMI Voltage Switchable Dielectric Materials Having Nanophase Materials - Various embodiments of the invention disclosed herein provide for adjusting the electrical response of a voltage switchable dielectric material by incorporating one or more nanophase materials. Various aspects provide for a VSDM having improved electrical and/or physical properties. In some cases, a VSDM may have improved (e.g., lower) leakage current at a given voltage. A VSDM may have improved resistance to ESD events, and may have improved resistance to degradation associated with protecting against an ESD event. | 08-18-2011 |
20110317318 | CIRCUIT ELEMENTS COMPRISING FERROIC MATERIALS - Ferroic circuit elements that include a set of conductive structures that are at least partially embedded within a ferroic medium are disclosed. The ferroic medium may be a voltage switched dielectric material that includes ferroic particles in accordance with various embodiments. A ferroic circuit element may be at least partially embedded within a substrate in accordance with embodiments of the current invention as an embedded ferroic circuit element. An embedded ferroic circuit element that is an inductor in accordance with embodiments of the current invention may be denoted as an embedded ferroic inductor. An embedded ferroic circuit element that is a capacitor in accordance with embodiments of the current invention may be denoted as an embedded ferroic capacitor. | 12-29-2011 |
Junling Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100199099 | User friendly Authentication and Login Method Using Multiple X509 Digital Certificates - A new login method enables user friendly login process using X.509 digital certificate. A special purpose web page plug-in enables such login capability by plug-and-play to any web site login page. Multifold certificate is composed of multiple certificates with each of them contains different amount of personal information (FIG. | 08-05-2010 |
Kelly Xinxin Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100153196 | ENHANCED CAMPAIGN MANAGEMENT SYSTEMS AND METHODS - One exemplary embodiment of the disclosure provides a method to publish campaign data in an electronic environment. The exemplary method includes querying a database to select campaign metadata ready to publish to a target channel system and determining a plurality of value users as a subset of all end users. The value users are determined so that one or more coupons are automatically generated and distributed to each of the value users. A value of the coupon is based on a set of pre-defined criteria including a volume of business generated by the value user or how negatively impacted the value user was based on a negative purchase experience (e.g., product not as described or never received). The target channel system is selected from a plurality of channel systems based on a target indicating attribute of the campaign metadata. The packaged campaign metadata is transferred to the target channel system. | 06-17-2010 |
Koucheng Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080247230 | Novel monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layout - A novel FLASH-based EEPROM cell, decoder, and layout scheme are disclosed to eliminate the area-consuming divided triple-well in cell array and allows byte-erase and byte-program for high P/E cycles. Furthermore, the process-compatible FLASH cell for EEPROM part can be integrated with FLASH and ROM parts so that a superior combo, monolithic, nonvolatile memory is achieved. Unlike all previous arts, the novel combo nonvolatile memory of the present invention of ROM, EEPROM and FLASH or combination of any two is made of one unified, fully compatible, highly-scalable BN+ cell and unified process. In addition, its cell operation schemes have zero array overhead and zero disturbance during P/E operations. The novel combo nonvolatile memory is designed to meet the need in those markets requiring flexible write size in units of bytes, pages and blocks at a lower cost. | 10-09-2008 |
20110170357 | NONVOLATILE MEMORY WITH A UNIFIED CELL STRUCTURE - A novel FLASH-based EEPROM cell, decoder, and layout scheme are disclosed to eliminate the area-consuming divided triple-well in cell array and allows byte-erase and byte-program for high P/E cycles. Furthermore, the process-compatible FLASH cell for EEPROM part can be integrated with FLASH and ROM parts so that a superior combo, monolithic, nonvolatile memory is achieved. Unlike all previous arts, the novel combo nonvolatile memory of the present invention of ROM, EEPROM and FLASH or combination of any two is made of one unified, fully compatible, highly-scalable BN+ cell and unified process. In addition, its cell operation schemes have zero array overhead and zero disturbance during P/E operations. The novel combo nonvolatile memory is designed to meet the need in those markets requiring flexible write size in units of bytes, pages and blocks at a lower cost. | 07-14-2011 |
Lingling Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110012219 | OPTIMIZATION OF DESICCANT USAGE IN A MEMS PACKAGE - A MEMS device may be package with a desiccant to provide a moisture-free environment. In order to avoid undesirable effects on the MEMS device, the desiccant may be selected or treated so as to be compatible with a particular MEMS device. This treatment may include baking of the desiccant to as to cause outgassing of moisture or other undesirable material. The structure of the MEMS device may also be altered to improve compatibility with particular desiccants. | 01-20-2011 |
Liwen Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080250500 | Man-In-The-Middle Attack Detection in Wireless Networks - Detection of a man-in-the-middle attack. In particular implementations, a method includes detecting a first event comprising notification of an invalid wireless management frame operable to cause a termination of a connection between a wireless client and a wireless access point, wherein the notification is based on a failed verification of a management integrity code (MIC) appended to the wireless management frame. The method also includes detecting a second event involving notification of either an authentication failure associated with the wireless client or a connection between the wireless client and a rogue access point. The method also includes performing one or more actions upon detection of the first event and the second event within a threshold period of time of each other. | 10-09-2008 |
Meiling Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120152275 | LASER PROBE TIP FIBER CAP CLEANING - In a method of cleaning a fiber cap of a laser probe tip, a glass fiber comprising a cap body having an internal cavity and an opening to the cavity at a proximal end is provided. A particulate collecting member is also provided. An electrical charge is applied to the particulate collecting member. A distal end of the particulate collecting member is then inserted through the opening and into the cavity of the fiber cap. Particles located within the cavity are attracted to the particulate collecting member. The attracted particles attach to the particulate collecting member. The particulate collecting member is then removed from the cavity. | 06-21-2012 |
20120157982 | LASER PROBE TIP - A probe tip for communicating and laterally directing electromagnetic radiation comprises a waveguide, a primary capsule, a compressible member and a malleable secondary capsule. The waveguide is configured to communicate electromagnetic radiation and includes a beveled surface at a distal tip for redirecting electromagnetic radiation in a lateral direction. The primary capsule is attached over the distal tip of the waveguide. The compressible member covers a portion of the primary capsule. The malleable secondary capsule is positioned over the primary capsule and the compressible member, and includes a crimp that compresses the compressible member against the primary capsule and secures the secondary capsule to the primary capsule. | 06-21-2012 |
20140041683 | LASER PROBE TIP FIBER CAP CLEANING - A system for cleaning a fiber cap including a first fixture configured to hold the fiber cap, the fiber cap having an internal cavity with an opening therein. The fiber cap also includes a first axis generally aligned with the central axis of the fiber cap and internal cavity, a second axis orthogonal to the first axis, and a third axis orthogonal to the first and second axes. The system further includes a second fixture configured to hold a particulate collecting member (1) to receive and hold an electrical charge and (2) for insertion into the opening of the fiber cap. Also included with the system is a first camera positioned to provide a view of the fiber cap held in the first fixture and the particulate collecting member held in the second fixture in the direction of the third axis of the fiber cap and a second camera positioned to provide a view of the fiber cap held in the first fixture and the particulate collecting member held in the second fixture in the direction of the second axis of the fiber cap. | 02-13-2014 |
20140121655 | LASER PROBE TIP - A probe tip for communicating and laterally directing electromagnetic radiation comprises a waveguide, a primary capsule, a compressible member and a malleable secondary capsule. The waveguide is configured to communicate electromagnetic radiation and includes a beveled surface at a distal tip for redirecting electromagnetic radiation in a lateral direction. The primary capsule is attached over the distal tip of the waveguide. The compressible member covers a portion of the primary capsule. The malleable secondary capsule is positioned over the primary capsule and the compressible member, and includes a crimp that compresses the compressible member against the primary capsule and secures the secondary capsule to the primary capsule. | 05-01-2014 |
Mei-Ling Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110059567 | MEMS device package with vacuum cavity by two-step solder reflow method - In a method of vacuum packaging a MEMS device, at least one MEMS device is attached on a substrate. A solder preform is printed on the substrate at the perimeter surrounding the substrate. A lid is attached to the solder preform wherein the lid provides a cavity enclosing the at least one MEMS device. A first reflowing step reflows the solder at a first temperature, partially sealing the lid/substrate interface and at the same time does the outgassing and baking procedure for the packaging. Flux is applied onto an outer ring of the solder preform and a second step reflows the solder at a second temperature, completely sealing the lid/substrate interface and providing a vacuum cavity enclosing the at least one MEMS device. | 03-10-2011 |
20130128385 | OVERCOATS THAT INCLUDE MAGNETIC MATERIALS - A device having an air bearing surface, the device including a writer portion having an air bearing surface at the air bearing surface of the device; and an overcoat layer disposed on at least a portion of the air bearing surface of the writer portion, wherein the overcoat includes a material having a magnetic moment of at least about 0.1 Tesla (T). | 05-23-2013 |
Michael Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080263209 | Active-active operation for a cluster of SSL virtual private network (VPN) devices with load distribution - A method of load distribution for a cluster of two or more nodes. The method comprises receiving an initial request packet on a network device having a virtual IP address; forwarding the request packet from the network device to a cluster of at least two nodes, wherein each of the at least two nodes has an internal dispatcher module and an unique and non-conflicting virtual IP address; establishing one of the at least two nodes as a priority dispatcher or dispatcher endpoint, wherein if any one node fails, the virtual IP address of the one node which is no longer active falls back to another node within the cluster based on cluster priorities; dispatching the request packet to one of the nodes associated with the cluster; and forwarding the request from one of the nodes to a switching device. | 10-23-2008 |
Michael Z. Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080213628 | Perpendicular recording media with Ta transition layer to improve magnetic and corrosion resistance performances and method of manufacturing the same - A perpendicular magnetic recording medium comprising a substrate, an underlayer, a Ta-containing seedlayer, a magnetic layer, wherein the underlayer comprises a soft magnetic material and the Ta-containing seedlayer is between the underlayer and the magnetic layer, and a process for improving corrosion resistance of the recording medium and for manufacturing the recording medium are disclosed. | 09-04-2008 |
20090104346 | HIGH DENSITY MAGNETIC RECORDING MEDIA - A longitudinal magnetic recording medium comprising at least four magnetic layers including a substrate, a CoCrTa magnetic intermediate layer on the substrate, wherein the CoCrTa magnetic intermediate layer comprises Cr <16 at % and Ta <6 at %, a first CoCrPtB magnetic layer on the CoCrTa layer, wherein the first CoCrPtB magnetic layer comprises Cr: 10-14%, Pt: 4-8 at %, B: 6-10%, a second CoCrPtB magnetic layer on the first CoCrPtB magnetic layer, and a third CoCrPtB magnetic layer on the second CoCrPtB layer, wherein the third CoCrPtB magnetic layer comprises Cr: 12-16 at %, Pt: 12-16 at %, B: 10-14 at % and has <10 at % Cr than that in the second CoCrPtB magnetic layer is disclosed. | 04-23-2009 |
20100007989 | HIGH DENSITY GRANULAR PERPENDICULAR RECORDING MEDIA FOR MECHANICAL RELIABILITY AND CORROSION RESISTANCE - An embodiment of the invention relates to a perpendicular magnetic recording medium comprising (1) a substrate, (2) an interlayer comprising hexagonal columns and (3) a magnetic layer, wherein the magnetic layer is deposited applying a bias voltage to the substrate such that the magnetic layer comprises magnetic grains having substantially no sub-grains within the magnetic layer, and the magnetic layer has perpendicular magnetic anisotropy. | 01-14-2010 |
Michael Zyee-Shan Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100119877 | CORROSION-RESISTANT GRANULAR MAGNETIC MEDIA WITH IMPROVED RECORDING PERFORMANCE AND METHODS OF MANUFACTURING SAME - A corrosion-resistant granular magnetic recording medium with improved recording performance comprises a non-magnetic substrate having a surface; and a layer stack on the substrate surface, including, in order from the surface: a granular magnetic recording layer; an intermediate magnetic de-coupling layer; and a corrosion preventing magnetic cap layer. The intermediate magnetic de-coupling layer has an optimal thickness and/or composition for: (1) promoting magnetic exchange de-coupling between the granular magnetic recording layer and the magnetic cap layer; and (2) reducing the dynamic closure field (H | 05-13-2010 |
Mingshaw Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090219617 | SHORT-WAVELENGTH POLARIZING ELEMENTS AND THE MANUFACTURE AND USE THEREOF - While gold wire grids have been used to polarize infrared wavelengths for over a hundred years, they are not appropriate for shorter wavelengths due to their large period. With embodiments of the present invention, grids with periods a few tens of nanometers can be fabricated. Among other things, such grids can be used to polarize visible and even ultraviolet light. As a result, such wire grid polarizers have a wide variety of applications and uses, such as, e.g., in the fabrication of semiconductors, nanolithography, and more. | 09-03-2009 |
Nam Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130246526 | Consensus and preference event scheduling - The invention described here utilizes the Internet and other communication and social media conduits to create a meeting or an event, with the specific details decided by consensus. This scheduling system streamlines, simplifies, broadens, and automates the process. The organizer initially creates a proposed event with a single or multiple date options. The organizer then adds candidate participants via social media accounts, for example: Facebook, Google+, LinkedIn; or other participant identifiers such as: email addresses, cellphone numbers, etc. Each created event can be altered until the specified end-date, the final date by which all participants may feedback their choices and preferences for this event. | 09-19-2013 |
Qian Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090300336 | Microprocessor with highly configurable pipeline and executional unit internal hierarchal structures, optimizable for different types of computational functions - The invention resides in a flexible data pipeline structure for accommodating software computational instructions for varying application programs and having a programmable embedded processor with internal pipeline stages the order and length of which varies as fast as every clock cycle based on the instruction sequence in an application program preloaded into the processor, and wherein the processor includes a data switch matrix selectively and flexibly interconnecting pluralities of mathematical execution units and memory units in response to said instructions, and wherein the execution units are configurable to perform operations at different precisions of multi-bit arithmetic and logic operations and in a multi-level hierarchical architecture structure. | 12-03-2009 |
20090300337 | Instruction set design, control and communication in programmable microprocessor cases and the like - Improved instruction set and core design, control and communication for programmable microprocessors is disclosed, involving the strategy for replacing centralized program sequencing in present-day and prior art processors with a novel distributed program sequencing wherein each functional unit has its own instruction fetch and decode block, and each functional unit has its own local memory for program storage; and wherein computational hardware execution units and memory units are flexibly pipelined as programmable embedded processors with reconfigurable pipeline stages of different order in response to varying application instruction sequences that establish different configurations and switching interconnections of the hardware units. | 12-03-2009 |
Qiong Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110133816 | SWITCH-BODY PMOS SWITCH WITH SWITCH-BODY DUMMIES - An analog sample-and-hold switch has parallel branches extending from an input node to an output node connected to a hold capacitor, each branch having a PMOS signal switch FET in series with a PMOS dummy FET. A sample clock controls on-off switching of the PMOS signal switch FETs, and an inverse of the sample clock controls a complementary on-off switching of the PMOS dummy FETs. A bias sequencer circuit biases the PMOS signal switch FETs and biases the PMOS dummy FETs, in a complementary manner, synchronous with their respective on-off states. The on-off switching of the PMOS dummy FETs injects charge cancelling a charge injection by the PMOS signal switch FETs, and injects glitches cancelling glitches injected by the PMOS signal switch FETs. | 06-09-2011 |
20110148473 | SWITCH-BODY PMOS SWITCH WITH SWITCH-BODY DUMMIES - An analog sample-and-hold switch has parallel branches extending from an input node to an output node connected to a hold capacitor, each branch having a PMOS signal switch FET in series with a PMOS dummy FET. A sample clock controls on-off switching of the PMOS signal switch FETs, and an inverse of the sample clock controls a complementary on-off switching of the PMOS dummy FETs. A bias sequencer circuit biases the PMOS signal switch FETs and biases the PMOS dummy FETs, in a complementary manner, synchronous with their respective on-off states. The on-off switching of the PMOS dummy FETs injects charge cancelling a charge injection by the PMOS signal switch FETs, and injects glitches cancelling glitches injected by the PMOS signal switch FETs. | 06-23-2011 |
20110148507 | SWITCH-BODY NMOS-PMOS SWITCH WITH COMPLEMENTARY CLOCKED SWITCH-BODY NMOS-PMOS DUMMIES - A sample-and-hold feed switch has parallel PMOS branches and parallel NMOS branches, each extending from an input node to an output node connected to a hold capacitor. Each PMOS branch has a PMOS switch FET connected to a matching PMOS dummy FET, and each NMOS branch has an NMOS switch FET connected to a matching NMOS dummy FET. A sample clock switches the PMOS switch FETs on and off, and a synchronous inverse sample clock effects complementary on-off switching of the PMOS dummy FETs. Concurrently, a synchronous inverse sample clock switches the NMOS switch FETs on and off, and the sample clock effects a complementary on-off switching of the NMOS dummy FETs. A bias sequencer circuit biases the bodies of the PMOS switch FETs and the bodies of the PMOS dummy FETs, in a complementary manner, and biases the NMOS switch FETs and the NMOS dummy FETs, also in a complementary manner. The on-off switching of the PMOS dummy FETs injects charge, cancelling a charge injection by the PMOS signal switch FETs, and injects glitches cancelling glitches injected by the PMOS signal switch FETs. The on-off switching of the NMOS dummy FETs injects charge that cancels a charge injection by the NMOS signal switch FETs, and injects glitches that cancels glitches injected by the NMOS signal switch FETs. | 06-23-2011 |
20130088375 | INPUT-INDEPENDENT SELF-CALIBRATION METHOD AND APPARATUS FOR SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERTER WITH CHARGE-REDISTRIBUTION DIGITAL TO ANALOG CONVERTER - A method and apparatus for correcting the offset and linearity error of a data acquisition system. A charge redistribution digital to analog convertor (CDAC) is connected to one of the differential inputs of a comparator whose second input comes from a function CDAC. The calibration algorithm is built into a digital control unit. The digital control unit detects the offset and capacitor mismatch errors sequentially, stores the calibration codes for each error in calibration mode and provides the input-dependent error correction signals synchronized with the binary search timing to adjust the differential input of the comparator and compensate the input-dependent errors present at the output of the non-ideal function CDAC during normal conversions. | 04-11-2013 |
20130194115 | SUCCESSIVE APPROXIMATION REGISTER ANALOG TO DIGITAL CONVERTER - An apparatus implements analog-to-digital conversion with released requirement on the reference settling errors and improved immunity to the noise originated from the power supply, ground and the positive and negative references. It includes a comparator comparing the specified reference levels with the analog input, multi DAC sub-circuits with separate non-binary search schemes applied to and a digital control logic controlling the reference search process. No cross-talk occurs among the different non-binary search algorithms. Each redundancy scheme is localized in a respective DAC sub-circuit and covers the reference levels only in the current DAC. The non-binary search algorithms are fulfilled in the digital domain and trade the non-binary search step sizes with the number of the search steps to introduce redundancy to the reference levels. | 08-01-2013 |
Ran Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130031139 | MULTI-INPUT, MULTI-OUTPUT-PER-INPUT USER-DEFINED-FUNCTION-BASED DATABASE OPERATIONS - The current application discloses a database management system that provides multiple-input, multiple-output-per-input user-defined-function-based operations. The database management system comprises at least one processor and electronic memory, a database-query processor, executed on a computer processor controlled by computer instructions stored in a computer-readable memory, that makes multiple calls to a multiple-input, multiple-output-per-input user-defined-function, in each call transmitting a next input to the multiple-input, multiple-output-per-input user-defined-function, and the multiple-input, multiple-output-per-input user-defined-function, executed on a computer processor controlled by computer instructions stored in a computer-readable memory, that uses three different memory buffers, the contents of which are maintained for three different time periods, to compute and return to the database-query processor multiple outputs in response to at least one of the multiple inputs. | 01-31-2013 |
Ren Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110029982 | NETWORK BALANCING PROCEDURE THAT INCLUDES REDISTRIBUTING FLOWS ON ARCS INCIDENT ON A BATCH OF VERTICES - A representation of a flow network having vertices connected by arcs is provided. The vertices include a first set of vertices that provide flow to a second set of vertices over arcs connecting the first set and second set of vertices. A balancing procedure in the network is performed that includes redistributing flows on arcs incident on the second set of vertices. The balancing procedure includes selecting a batch of the vertices in the second set, and redistributing flows on arcs incident on the selected batch of vertices. The selecting and redistributing are repeated for other batches of vertices in the second set. | 02-03-2011 |
20110047172 | MAP-REDUCE AND PARALLEL PROCESSING IN DATABASES - One embodiment is a method that uses MapReduce and Relation Valued Functions (RVFs) with parallel processing to search a database and obtain search results. | 02-24-2011 |
20110055492 | MULTIPLE PROCESSING CORE DATA SORTING - Sorting data using a multi-core processing system is disclosed. An unsorted data set is copied from a global memory device to a shared memory device. The global memory device can store data sets for the multi-core processing system. The shared memory device can store unsorted data sets for sorting. The unsorted data set can include a plurality of data elements. The unsorted data set can be sorted into sorted data in parallel on the shared memory device using a cluster of processors of the multi-core processing system. The cluster of processors may include at least as many processors as a number of the data elements in the unsorted data set. The sorted data can be copied from the shared memory device to the global memory device. | 03-03-2011 |
20110057937 | METHOD AND SYSTEM FOR BLOCKING DATA ON A GPU - A method is provided for optimizing computer processes executing on a graphics processing unit (GPU) and a central processing unit (CPU). Process data is subdivided into sequentially processed data and parallel processed data. The parallel processed data is subdivided into a plurality of data blocks assigned to a plurality of processing cores of the GPU. The data blocks on the GPU are processed with other data blocks in parallel on the plurality of processing cores. Sequentially processed data is processed on the CPU. Result data processed on the CPU is returned. | 03-10-2011 |
20110173145 | CLASSIFICATION OF A DOCUMENT ACCORDING TO A WEIGHTED SEARCH TREE CREATED BY GENETIC ALGORITHMS - A device for classifying a document comprises a module to generate a data tree structure and configured to assign terms to a first plurality of nodes of the data tree structure, where each of the first plurality of nodes is assigned a weight. In assigning the weights of the first plurality of nodes, a first generation of combinations of possible weights assignable as the weights of the first plurality of nodes is obtained, and a second generation of combinations of possible weights assignable as the weights of the first plurality of nodes is obtained by performing the genetic algorithms in the first generation of combinations of possible weights. The device determines whether the document is in a document class based at least the weights of the first plurality of nodes. | 07-14-2011 |
20110196856 | PROCESSING A DATA STREAM - Methods, database management systems (“DBMS”) and computer-readable media are provided for processing unbounded stream data using a traditional DBMS. Execution of a query that includes a data stream as a data source may be initiated. Tuples may be processed in accordance with the query as the tuples are received through the data stream until an indication is received that execution of the query should cease. | 08-11-2011 |
20120096244 | METHOD, SYSTEM, AND PRODUCT FOR PERFORMING UNIFORMLY FINE-GRAIN DATA PARALLEL COMPUTING - A method is disclosed that includes computing, using at least one uniformly fine-grain data parallel computing unit, a mean-square error regression within a regression clustering algorithm. The mean-square error regression is represented in the form of at least one summation of a vector-vector multiplication. A computer program product and a computer system are also disclosed. | 04-19-2012 |
20130061023 | COMBINING DATA VALUES THROUGH ASSOCIATIVE OPERATIONS - A method for combining data values through associative operations. The method includes, with a processor, arranging any number of data values into a plurality of columns according to natural parallelism of the associative operations and reading each column to a register of an individual processor. The processors are directed to combine the data values in the columns in parallel using a first associative operation. The results of the first associative operation for each column are stored in a register of each processor. | 03-07-2013 |
20130290636 | MANAGING MEMORY - Methods, and apparatus to cause performance of such methods, for managing memory. The methods include requesting a particular unit of data from a first level of memory. If the particular unit of data is not available from the first level of memory, the methods further include determining whether a free unit of data exists in the first level of memory, evicting a unit of data from the first level of memory if a free unit of data does not exist in the first level of memory, and requesting the particular unit of data from a second level of memory. If the particular unit of data is not available from the second level of memory, the methods further include reading the particular unit of data from a third level of memory. The methods still further include writing the particular unit of data to the first level of memory. | 10-31-2013 |
20140152866 | RANKING COLOR CORRECTION PROCESSES - Systems and methods of ranking color correction processes are disclosed. An example method includes processing subimages of an image using a plurality of color correction processes. The method also includes ranking the plurality of results of color correction processes across the subimages. The method also includes applying color correction to the image based on the ranking of the color correction processes. | 06-05-2014 |
Roger Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080310563 | BROADCAST CHANNEL ESTIMATOR - A communication system comprises a receiver, which may generate broadcast coefficients that represent the characteristics of a channel using the channel information encoded in the segment synchronization units. The receiver may also use the channel information encoded in both the segment synchronization units and the field synchronization units to accurately determine the characteristics of a long channel. | 12-18-2008 |
Schyi-Yi Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080290464 | NPN DEVICE AND METHOD OF MANUFACTURING THE SAME - A method of forming a semiconductor device is disclosed. The method includes providing a floor for a semiconductor device by utilizing a CMOS process. The method further includes providing a BiCMOS-like process on top of the floor to further fabricate the semiconductor device, wherein the BiCMOS-like process and the CMOS process provides the semiconductor device. | 11-27-2008 |
20090026578 | Vertical NPN Transistor Fabricated in a CMOS Process With Improved Electrical Characteristics - A vertical NPN bipolar transistor includes a P-type semiconductor structure, an N-well as the collector, a P-Base region in the N-well and an N-type region as the emitter. The transistor further includes P-type region formed in the P-Base region and underneath the field oxide layer where the P-type region has a doping concentration higher than the P-base region. The P-type region functions to inhibit the lateral parasitic bipolar action so that the transistor action is confined to the intrinsic base region vertically underneath the emitter. In one embodiment, the P-type region is a boron field doping region. The boron field doping region can be the same field doping region used to form channel stops for NMOS transistors in a CMOS fabrication process. | 01-29-2009 |
20090093116 | Method for forming Zener Zap Diodes and Ohmic Contacts in the Same Integrated Circuit - A method for forming an ohmic contact and a zener zap diode in an integrated circuit includes forming a first contact opening in the insulating layer over a first diffusion region to expose the semiconductor substrate; forming a barrier metal layer on the insulating layer and in the first contact opening; forming a second contact opening in the barrier metal layer over a second diffusion region and the insulating layer to expose the semiconductor substrate; forming a third contact opening in the barrier metal layer and the insulating layer over a third diffusion region to expose the semiconductor substrate; forming an aluminum layer on the barrier metal layer and the insulating layer and in the first, second and third contact openings; and patterning the aluminum layer to form the ohmic contact over the first diffusion region and the zener zap diode over the second and third diffusion regions. | 04-09-2009 |
Scott Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110121444 | EMBEDDED CHIP PACKAGES - Embodiments of the present disclosure provide configurations for a semiconductor package and associated methods of fabricating the semiconductor package. A method of fabricating a semiconductor package includes attaching a semiconductor die to a first substrate, attaching a second substrate to the first substrate, wherein the semiconductor die is embedded in between the first substrate and the second substrate, and forming an electrically insulative structure to substantially encapsulate the semiconductor die, wherein forming the electrically insulative structure is performed subsequent to the second substrate being attached to the first substrate. Additional embodiments may be described and/or claimed. | 05-26-2011 |
20110186960 | TECHNIQUES AND CONFIGURATIONS FOR RECESSED SEMICONDUCTOR SUBSTRATES - Embodiments of the present disclosure provide a method comprising providing a semiconductor substrate having (i) a first surface and (ii) a second surface that is disposed opposite to the first surface, forming a dielectric film on the first surface of the semiconductor substrate, forming a redistribution layer on the dielectric film, electrically coupling one or more dies to the redistribution layer, forming a molding compound on the semiconductor substrate, recessing the second surface of the semiconductor substrate, forming one or more channels through the recessed second surface of the semiconductor substrate to expose the redistribution layer; and forming one or more package interconnect structures in the one or more channels, the one or more package interconnect structures being electrically coupled to the redistribution layer, the one or more package interconnect structures to route electrical signals of the one or more dies. Other embodiments may be described and/or claimed. | 08-04-2011 |
20110186992 | RECESSED SEMICONDUCTOR SUBSTRATES AND ASSOCIATED TECHNIQUES - Embodiments of the present disclosure provide a method, comprising providing a semiconductor substrate having (i) a first surface and (ii) a second surface that is disposed opposite to the first surface, forming one or more vias in the first surface of the semiconductor substrate, the one or more vias initially passing through only a portion of the semiconductor substrate without reaching the second surface, forming a dielectric film on the first surface of the semiconductor substrate, forming a redistribution layer on the dielectric film, the redistribution layer being electrically coupled to the one or more vias, coupling one or more dies to the redistribution layer, forming a molding compound to encapsulate at least a portion of the one or more dies, and recessing the second surface of the semiconductor substrate to expose the one or more vias. Other embodiments may be described and/or claimed. | 08-04-2011 |
20110186998 | RECESSED SEMICONDUCTOR SUBSTRATES - Embodiments of the present disclosure provide an apparatus comprising a semiconductor substrate having a first surface, a second surface that is disposed opposite to the first surface, wherein at least a portion of the first surface is recessed to form a recessed region of the semiconductor substrate, and one or more vias formed in the recessed region of the semiconductor substrate to provide an electrical or thermal pathway between the first surface and the second surface of the semiconductor substrate, and a die coupled to the semiconductor substrate, the die being electrically coupled to the one or more vias formed in the recessed region of the semiconductor substrate. Other embodiments may be described and/or claimed. | 08-04-2011 |
20110227223 | EMBEDDED DIE WITH PROTECTIVE INTERPOSER - Embodiments of the present disclosure provide a substrate having (i) a first laminate layer, (ii) a second laminate layer, and (iii) a core material that is disposed between the first laminate layer and the second laminate layer; and a die attached to the first laminate layer, the die having an interposer bonded to a surface of an active side of the die, the surface comprising (i) a dielectric material and (ii) a bond pad to route electrical signals of the die, the interposer having a via formed therein, the via being electrically coupled to the bond pad to further route the electrical signals of the die, wherein the die and the interposer are embedded in the core material of the substrate. Other embodiments may be described and/or claimed. | 09-22-2011 |
20140106508 | STRUCTURES EMBEDDED WITHIN CORE MATERIAL AND METHODS OF MANUFACTURING THEREOF - Embodiments of the present disclosure provide a method that comprises providing a first die having a surface comprising a bond pad to route electrical signals of the first die and attaching the first die to a layer of a substrate. The method further comprises forming one or more additional layers of the substrate to embed the first die in the substrate and coupling a second die to the one or more additional layers, the second die having a surface comprising a bond pad to route electrical signals of the second die. The second die is coupled to the one or more additional layers such that electrical signals are routed between the first die and the second die. | 04-17-2014 |
20140124961 | TECHNIQUES AND CONFIGURATIONS FOR RECESSED SEMICONDUCTOR SUBSTRATES - Embodiments of the present disclosure provide a method comprising providing a semiconductor substrate having (i) a first surface and (ii) a second surface that is disposed opposite to the first surface, forming a dielectric film on the first surface of the semiconductor substrate, forming a redistribution layer on the dielectric film, electrically coupling one or more dies to the redistribution layer, forming a molding compound on the semiconductor substrate, recessing the second surface of the semiconductor substrate, forming one or more channels through the recessed second surface of the semiconductor substrate to expose the redistribution layer; and forming one or more package interconnect structures in the one or more channels, the one or more package interconnect structures being electrically coupled to the redistribution layer, the one or more package interconnect structures to route electrical signals of the one or more dies. Other embodiments may be described and/or claimed. | 05-08-2014 |
20140132296 | HEAT SINK BLADE PACK FOR DEVICE UNDER TEST TESTING - Embodiments of the present disclosure provide an apparatus configured to engage a device for testing the device via automatic test equipment. The apparatus includes a heat sink, wherein the heat sink comprises a plurality of fins extending from the heat sink, and wherein the heat sink is configured to engage the device. The apparatus further includes a heat conduction layer coupled to the heat sink, a first leg coupled to the heat conduction layer, and a second leg coupled to the heat conduction layer. The second leg is spaced apart from the first leg. A vacuum path is defined through (i) the heat conduction layer and (ii) the heat sink. The vacuum path permits the apparatus to engage the device to be tested by the automatic test equipment. | 05-15-2014 |
Shaole Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110247312 | Coated Flow-Through Substrates and Methods for Making and Using Them - A coated flow-through substrate comprising a flow-through substrate and a sulfur-containing compound disposed as a coating on the flow-through substrate. The coated flow-through substrate may be used, for example, in the removal of a heavy metal from a fluid such as a gas stream. | 10-13-2011 |
20110314821 | Flow-Through Substrates and Methods for Making and Using Them - A flow-through substrate comprising a sulfur-containing compound distributed throughout the flow-through substrate structure. The flow-through substrate may be used, for example, in the removal of a heavy metal from a fluid such as a gas stream. | 12-29-2011 |
Shiauchiang Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100085959 | SYSTEM AND METHOD FOR ACHIEVING INTEROPERABILITY BETWEEN ENDPOINTS OPERATING UNDER DIFFERENT PROTOCOLS - A teleconferencing system for achieving interoperability between a multiple endpoints including a first endpoint following SIP protocol, a second endpoint following H.323 protocol and a third endpoint following a proprietary protocol. The teleconferencing system incorporates a signaling gateway and a call control server. In the teleconferencing system, the signaling gateway and a call control server are configured to perform policy-based management of calls between the first endpoint, the second endpoint and the third endpoint. | 04-08-2010 |
Shuxian Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090108337 | Method of and circuit for protecting a transistor formed on a die - A method of protecting a transistor formed on a die of an integrated circuit is disclosed. The method comprises forming an active region of the transistor on the die; forming a gate of the transistor over the active region; coupling a primary contact to the gate of the transistor; coupling a programmable element between the gate of the transistor and a protection element; and decoupling the protection element from the gate of the transistor by way of the programmable element. Circuits for protecting a transistor formed on a die of an integrated circuit are also disclosed. | 04-30-2009 |
20100193870 | TECHNIQUES FOR IMPROVING TRANSISTOR-TO-TRANSISTOR STRESS UNIFORMITY - An integrated circuit ( | 08-05-2010 |
20120242446 | INTEGRATED CIRCUIT INDUCTOR HAVING A PATTERNED GROUND SHIELD - An inductor structure can be implemented within a semiconductor integrated circuit (IC). The inductor structure can include a coil of conductive material having a first terminal and a second terminal each located at an opposing end of the coil. The inductor structure can include a patterned ground shield including a plurality of fingers implemented within an IC process layer located between the coil of conductive material and a substrate of the IC. The inductor structure also can include an isolation wall formed to encompass the coil and the patterned ground shield. The isolation wall can be coupled to one end of each finger. | 09-27-2012 |
20140117494 | INDUCTOR STRUCTURE WITH PRE-DEFINED CURRENT RETURN - An inductor structure implemented within a semiconductor integrated circuit includes a coil of conductive material including at least one turn and a current return encompassing the coil. The current return is formed of a plurality of interconnected metal layers of the semiconductor integrated circuit. | 05-01-2014 |
Stanley Y. Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090031057 | METHODS, SYSTEMS AND COMPUTER PRODUCTS FOR USER-MANAGED MULTI-PATH PERFORMANCE IN BALANCED OR UNBALANCED FABRIC CONFIGURATIONS - Methods, system and computer products for user-managed multi-path performance in balanced or unbalanced fabric configurations. Exemplary embodiments include a path priority selection method, including selecting a first I/O data path to be a highest priority path in a storage area network system, selecting a second I/O data path to be a low priority path, selecting an I/O threshold value, the I/O threshold value indicating that I/O data load is excessive, directing the load balance of I/O traffic to the first I/O data path, thereby placing the second I/O data path in a standby state, monitoring the first I/O data path, determining if the first I/O data path has reached the threshold value and performing a controlled failover of the first I/O data path to the second I/O data path when an I/O data load on the first data path has reached the threshold value. | 01-29-2009 |
Stephen Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110078432 | RETRIEVING BOOT INSTRUCTIONS FROM NONVOLATILE MEMORY - Systems and processes for booting a device can be implemented by detecting a reset signal associated with the device and retrieving a predetermined page of data from a nonvolatile memory location into a register associated with the nonvolatile memory. The nonvolatile memory may be designed and implemented such that each page of data is retrieved from the nonvolatile memory as a unit, and the page of data includes instructions for use in booting the device. A command to read data stored in the register is received, and the command can include an address identifying a location of one or more instructions within the register. In response, the one or more instructions are retrieved from the register for execution by a processor. | 03-31-2011 |
20140013097 | Retrieving Boot Instructions From Nonvolatile Memory - Systems and processes for booting a device can be implemented by detecting a reset signal associated with the device and retrieving a predetermined page of data from a nonvolatile memory location into a register associated with the nonvolatile memory. The nonvolatile memory may be designed and implemented such that each page of data is retrieved from the nonvolatile memory as a unit, and the page of data includes instructions for use in booting the device. A command to read data stored in the register is received, and the command can include an address identifying a location of one or more instructions within the register. In response, the one or more instructions are retrieved from the register for execution by a processor. | 01-09-2014 |
20140344564 | Retrieving Boot Instructions From Nonvolatile Memory - Systems and processes for booting a device can be implemented by detecting a reset signal associated with the device and retrieving a predetermined page of data from a nonvolatile memory location into a register associated with the nonvolatile memory. The nonvolatile memory may be designed and implemented such that each page of data is retrieved from the nonvolatile memory as a unit, and the page of data includes instructions for use in booting the device. A command to read data stored in the register is received, and the command can include an address identifying a location of one or more instructions within the register. In response, the one or more instructions are retrieved from the register for execution by a processor. | 11-20-2014 |
Ta-Chung Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080235418 | Optical Data Link - The invention provides an optically powered device interface module for operating an external device, and an optically powered data link comprising the same. In one embodiment the device interface module includes an optical interface for receiving optical power and data signals, an electrical USB interface for providing USB compliant electrical data signals and a 5V electrical power signal to an external USB device, a transducer coupled to a signal processor for converting the optical power and data signals into the 5V electrical power signal and the USB-compliant electrical data signals, and a power distribution circuit for providing electrical power obtained from the optical power signal to the device interface module circuitry. The transducer may be embodied using a single photovoltaic power converter for receiving the optical power and for receiving and transmitting optical data signals. | 09-25-2008 |
20110108082 | Multi-Segment Photovoltaic Power Converter With A Center Portion - The invention provides a photovoltaic power converter that includes a plurality of spatially separated device segments supported by a substrate, wherein the device segments are arranged in a circular pattern wherein a first group of the device segments consisting of one or more of the device segments is centrally positioned and is surrounded by a second group of the device segments comprising at least two device segments and wherein two or more of the plurality of the device segments are connected in series for developing a voltage when radiation of selected wavelengths is incident on the device. | 05-12-2011 |
Timonthy Chung-Ming Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20130226855 | GRAPH GENERATION METHOD FOR GRAPH-BASED SEARCH - Computer based method for generation of a graph representation of a rule set for searching data transiting a network using a graph-based search model. A set of rules that describe strings or patterns of data to be identified in the data set, is expressed as a graph. As blocks of the data set are obtained for processing, the state of the graph is updated based upon the value of the received data block. The transition to the next state depends upon both the current state and the received data block. As blocks of data are received and processed, the graph is traversed until one of the rules is identified. | 08-29-2013 |
Timothy Chung-Ming Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100138375 | Graph-Based Data Search - Computer based systems and methods for searching data transiting a network using a graph-based search model. A set of rules that describe strings or patterns of data to be identified in the data set, is expressed as a graph. As blocks of the data set are obtained for processing, the state of the graph is updated based upon the value of the received data block. The transition to the next state depends upon both the current state and the received data block. As blocks of data are received and processed, the graph is traversed until one of the rules is identified. | 06-03-2010 |
Tony Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100280377 | SYSTEM AND METHOD FOR MEDICAL IMAGING WITH ROBUST MODE SWITCHING VIA SERIAL CHANNEL - In one embodiment of the invention, there is an ultrasound processing system that communicates images over a single asynchronous serial channel according to a scheme that does not require an isochronous serial channel and that switches among ultrasound imaging modes robustly. For example, the system is configured to packetize ultrasound image data of at least one ultrasound imaging mode into a stream of data frames and to convey the stream of data frames via the asynchronous channel. Each data frame includes indication of the ultrasound imaging mode and includes ultrasound-imaging-mode-specific imaging parameters. Other embodiments exist. | 11-04-2010 |
Tsai-Wei Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090045534 | SYSTEM, METHOD, AND APPARATUS FOR MEMBRANE, PAD, AND STAMPER ARCHITECTURE FOR UNIFORM BASE LAYER AND NANOIMPRINTING PRESSURE - A nanoimprinting system incorporates a patterned media contact architecture to provide a uniform imprinting pressure across the target imprinting area on a disk substrate. The system leverages the unique disk substrate characteristic of an inner diameter hole by incorporating a membrane suspension, gel-pad buffering, and air cushion loading that exploits the inner diameter hole characteristics of the disk substrate. This design dramatically increases the uniformity of the pressing pressure across the target imprinting area. As a result, a simple and effective improvement of the quality of the patterns imprinted on the recording disk substrate is realized. | 02-19-2009 |
20090139314 | SYSTEM, METHOD AND APPARATUS FOR OBTAINING TRUE ROUGHNESS OF GRANULAR MEDIA - The true roughness of highly granular perpendicular media is measured by forming an inverse replica of the surface of the media. The invention enables AFM measurements of granular media valley depth to more consistently predict the corrosion performance of the media. A liquid resist is used to first replicate the media topography and form the inverse replica. The narrow valleys in the original media are precisely modeled as sharp peaks on the replica. The height of the peaks are readily measured with an AFM tip. The resulting image is a negative of the original surface. | 06-04-2009 |
20100018945 | SYSTEM, METHOD AND APPARATUS FOR BATCH VAPOR DEPOSITION OF ADHESION PROMOTER FOR MANUFACTURING DISCRETE TRACK MEDIA AND BIT-PATTERNED MEDIA, AND MONO-MOLECULAR LAYER LUBRICANT ON MAGNETIC RECORDING MEDIA - A batch vapor deposition process for applying adhesion promoter during manufacturing of nanoimprinted discrete track media and bit-patterned media, and mono-molecular layer lubricant on magnetic recording media are disclosed. The adhesion promoter is simultaneously coated on both sides of numerous disk substrates, and minimal solution is wasted. In another step, the lubricant is applied at a uniform thickness that is on the order of a single molecular layer. The lubricant is also applied on the entire disk surfaces while processing multiple disks at a time. Batch processing increases throughput, and vapor lubricant reduces costs compared to conventional techniques. Limited air exposure controls bonding and monolayer adsorption guarantees uniformity. | 01-28-2010 |
20100117256 | SELF-RELEASING RESIST MATERIAL FOR NANO-IMPRINT PROCESSES - Nanoimprint lithography using resist material with the addition of a surfactant is described. A template release layer is formed on a pattern of a template. A non-ionic surfactant is added to a resist material to form a mixed resist material. The resist material may comprise a hydrocarbon material having an unsaturated bond, such as an acrylate material. The surfactant may comprise polyakylene glycol or an organically modified polysiloxane. A resist layer is then formed on a substrate from the mixed resist material. The surfactant added to the resist material forms a resist release layer on the surface of the resist layer. The template is then pressed into the resist layer, where the template release layer and the resist release layer are between the pattern of the template and the resist layer. | 05-13-2010 |
20110074062 | SYSTEM, METHOD AND APPARATUS FOR MANUFACTURING MAGNETIC RECORDING MEDIA - A system, method and apparatus for manufacturing high density magnetic media is disclosed. A flexible mold having a very low modulus of less than about | 03-31-2011 |
20140242341 | PATTERN TONE REVERSAL - A method for patterning a substrate is disclosed. Depressions are patterned into a resist layer over a substrate. A mask layer is deposited over the resist layer at least partially filling the depressions. The mask layer is etched to expose a top surface of the resist layer and leaving at least a portion of the mask layer in the depressions of the resist layer, wherein the mask layer over said top surface of the resist layer is etched at a faster rate than said mask layer in the depressions of the resist layer. Exposed portions of the resist layer are removed to expose portions of the substrate. Exposed portions of the substrate are etched. | 08-28-2014 |
20150044321 | SYSTEM, METHOD AND APPARATUS FOR MANUFACTURING MAGNETIC RECORDING MEDIA - A system, method and apparatus for manufacturing high density magnetic media is disclosed. A flexible mold having a very low modulus of less than about 4 GPa is made on a rigid support. The mold nano-imprints a resist material on disks for hard disk drives. The flexible mold may comprise a perfluoropolyether with urethane acrylate end groups with a low surface adhesion from which the cured resist is easily released. | 02-12-2015 |
Wensheng Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090216799 | DISCOVERING TOPICAL STRUCTURES OF DATABASES - A system and method for automatically discovering topical structures of databases includes a model builder adapted to compute various kinds of representations for the database based on schema information and data values of the database. A plurality of base clusterers is also provided, one for each representation. Each base clusterer is adapted to perform, for the representation, preliminary topical clustering of tables within the database to produce a plurality of clusters, such that each of the clusters corresponds to a set of tables on the same topic. A meta-clusterer aggregates results of the clusterers into a final clustering, such that the final clustering comprises a plurality of the clusters. A representative finder identifies representative tables from the clusters in the final clustering. The representative finder identifies at least one representative table for each of the clusters in the final clustering. The representative finder also arranges the representative tables by topic as a topical directory and outputs the topical directory. | 08-27-2009 |
Xiaozhong Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090049907 | Configuration and methods for manufacturing time-of-flight MEMS mass flow sensor - This invention discloses a mass flow sensor manufactured by applying the micro-electromechanical system (MEMS) process to provide a new and improved mass flow sensor that is a self-calibrated in a time-of-flight manner with configuration to measure the flow velocity directly. The self-calibration of a mass flow rate sensor is achieved by providing an electric pulse to a heater in the flow and determining a temperature variations of the fluid. The method further includes a step of measuring a temperature variation by a temperature sensor disposed at a short distance from the heater. The method further includes a step of correlating the temperature variation measured at the temperature sensor with the temperature variation of the heater to determine a time delay and a corresponding flow velocity. | 02-26-2009 |
20120216629 | MEMS TIME-OF-FLIGHT THERMAL MASS FLOW METER - An apparatus comprising a micromachined (a.k.a. MEMS, Micro Electro Mechanical Systems) silicon flow sensor, a flow channel package, and a driving circuitry, which operates in a working principle of thermal time-of-flight (TOF) to measure gas or liquid flow speed, is disclosed in the present invention. The micromachining technique for fabricating this MEMS time-of-flight silicon thermal flow sensor can greatly reduce the sensor fabrication cost by batch production. This microfabrication process for silicon time-of-flight thermal flow sensors provides merits of small feature size, low power consumption, and high accuracy compared to conventional manufacturing methods. Thermal time-of-flight technology in principle can provide accurate flow speed measurements for gases regardless of its gas compositions. In addition, the present invention further discloses the package design and driving circuitry which is utilized by the correlated working principle. | 08-30-2012 |
Xindi Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090066946 | ARRAYS OF NANO STRUCTURES FOR SURFACE-ENHANCED RAMAN SCATTERING - Disclosed herein is a SERS sensing surface device comprising a substrate supporting a plurality of nano structures, an exposed sensing surface upon the nano structures, wherein said surface includes at least one active SERS nano surface and at least one inactive SERS nano surface established in proximity to the active SERS nano. Also disclosed are methods for forming the array device, systems based on the array device, as well as methods for performing SERS with the array device. | 03-12-2009 |
20100110424 | NANO STRUCTURED SENSING DEVICE FOR SURFACE-ENHANCED RAMAN SCATTERING - A sensing device for surface-enhanced Raman spectroscopy (SERS) includes a substrate, a plurality of nano structures over the substrate, wherein at least one of the nano structures comprises an active SERS nano surface and an adsorption layer on the active SERS nano surface. | 05-06-2010 |
Yi-Ching Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100200904 | GATE FRINGING EFFECT BASED CHANNEL FORMATION FOR SEMICONDUCTOR DEVICE - Methods and structures for forming semiconductor channels based on gate fringing effect are disclosed. In one embodiment, a NAND flash memory device comprises multiple NAND strings of memory transistors. Each memory transistor includes a charge trapping layer and a gate electrode formed on the charge trapping layer. The memory transistors are formed close to each other to form a channel between an adjacent pair of the memory transistors based on a gate fringing effect associated with the adjacent pair of the memory transistors. | 08-12-2010 |
20100238731 | PARTIAL LOCAL SELF-BOOSTING OF A MEMORY CELL CHANNEL - A method for partial local self-boosting of a memory cell channel is disclosed. As a part of memory cell channel partial local self-boosting, an isolating memory cell located on a source side of a program inhibited memory cell is turned off and a gating memory cell located on a drain side of the program inhibited memory cell is used to pass a pre-charge voltage to the program inhibited memory cell to provide a pre-charge voltage to a channel of the program inhibited memory cell. Moreover, a pre-charge voltage is passed to a buffering memory cell located on the source side of the program inhibited memory cell to provide a pre-charge voltage to a channel of the buffering memory cell and the gating memory cell that is located on the drain side of the program inhibited memory cell is turned off. During programming, a program voltage is applied to the gate of the program inhibited memory cell where a channel voltage of the program inhibited memory cell is raised above a level raised by the pre-charge voltage. | 09-23-2010 |
20140159138 | GATE FRINGINE EFFECT BASED CHANNEL FORMATION FOR SEMICONDUCTOR DEVICE - Methods and structures for forming semiconductor channels based on gate fringing effect are disclosed. In one embodiment, a NAND flash memory device comprises multiple NAND strings of memory transistors. Each memory transistor includes a charge trapping layer and a gate electrode formed on the charge trapping layer. The memory transistors are formed close to each other to form a channel between an adjacent pair of the memory transistors based on a gate fringing effect associated with the adjacent pair of the memory transistors. | 06-12-2014 |
Yong-Mei Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080241401 | METHOD OF MONITORING ELECTROLESS PLATING CHEMISTRY - Methods and associated structures of forming a microelectronic device are described. Those methods may include an electroless plating process, that may comprise an electroless plating bath, wherein the electroless plating bath comprises a stabilizer and a suppressor, separating the stabilizer and the suppressor by using a HPLC, determining the concentration of a UV/VIS detectable one of the stabilizer and the suppressor by using a UV/VIS, and determining the concentration of an ELSD detectable one of the suppressor and the stabilizer by using an ELSD. | 10-02-2008 |
Yousheng Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080273880 | Redundant channel implementation to extend optical transceiver lifetime and relibility - Embodiments introduce redundant optical channels to significantly extend the lifetime of parallel optical transceivers. A plurality of transmitters, N, transmit on a plurality of optical channels, where N is an integer number of optical channels greater than 1. One or more redundant channels, M, are also provided. N+M multiple input shift registers provide multiple paths for signals from each of the transmitters to connect to N+M laser diodes. In the event up to M of the N+M laser diodes fail, the multiple input shift registers connect the N transmitters to functioning ones of the N+M laser diodes thus extending the life of the device. A corresponding scheme is also described for the receiver side. | 11-06-2008 |
Yuh-Cherng Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100191763 | Request-Based Knowledge Acquisition - One implementation provides a method for acquiring knowledge from multiple knowledge bases in a knowledge repository. The method includes identifying first and second knowledge bases within the knowledge repository by analyzing a search request received from a client system. The first knowledge base contains knowledge of a first type and the second knowledge base contains knowledge of a second type. The method further includes generating instructions that, when executed, cause first and second requests to be sent to the knowledge repository in sequential fashion to acquire knowledge from the first and second knowledge bases, such that the second request is sent after the first request, and such that the second request includes knowledge of the first type from the first knowledge base acquired in response to the first request. | 07-29-2010 |
Yuhua Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110078280 | MANAGEMENT OF SESSION TIMEOUTS IN AN SSL VPN GATEWAY - A network device may manage communication sessions with clients so that attempts at the client to automatically keep the session alive can be ignored for purposes of timing out the session. The device may examine resource requests received from the client as uniform resource locators (URLs) and determine whether the URLs include a context variable. The device may determine whether to reset a timeout period for the communication session based on a presence of the context variable in the URL. At the client side, the context variable may be attached to URLs that are part of functions configured to automatically access the network device. | 03-31-2011 |
20120110638 | POLICY-BASED CROSS-DOMAIN ACCESS CONTROL FOR SSL VPN - A method may include generating a request that includes a host domain associated with a multiple-domain-to-one domain mapping, capturing the request before transmission of the request, rewriting the host domain, and transmitting the request. | 05-03-2012 |
Yunxiang Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20080198490 | PRML channel with zero-mean noise reduction - A hard disk drive with a read channel that averages data before the data is provided to a viterbi detector of the channel. Averaging the data reduces the zero mean noise in the data. | 08-21-2008 |
Zarng-Arh George Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100301280 | METHODS AND COMPOSITIONS FOR IMPROVED ELECTROPHORETIC DISPLAY PERFORMANCE - The invention is directed to novel methods and compositions useful for improving the performance of electrophoretic displays. The methods comprise adding a high absorbance dye or pigment, or conductive particles, or a conductive filler in the form of nanoparticles and having a volume resistivity of less than about 10 | 12-02-2010 |
Zhaoyin D. Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120241904 | SYMMETRICAL CENTER TAP INDUCTOR STRUCTURE - An inductor structure implemented within a semiconductor integrated circuit (IC) can include a coil of conductive material that includes a center terminal located at a midpoint of a length of the coil. The coil can be symmetrical with respect to a centerline bisecting the center terminal. The coil can include a first differential terminal and a second differential terminal each located at an end of the coil and opposite the center terminal. The inductor structure can include an isolation ring surrounding the coil. In some cases, the inductor structure can include a return line of conductive material positioned on the center line. | 09-27-2012 |
20120242446 | INTEGRATED CIRCUIT INDUCTOR HAVING A PATTERNED GROUND SHIELD - An inductor structure can be implemented within a semiconductor integrated circuit (IC). The inductor structure can include a coil of conductive material having a first terminal and a second terminal each located at an opposing end of the coil. The inductor structure can include a patterned ground shield including a plurality of fingers implemented within an IC process layer located between the coil of conductive material and a substrate of the IC. The inductor structure also can include an isolation wall formed to encompass the coil and the patterned ground shield. The isolation wall can be coupled to one end of each finger. | 09-27-2012 |
20130063861 | INTERDIGITATED CAPACITOR HAVING DIGITS OF VARYING WIDTH - An interdigitated capacitor having digits of varying width is disclosed. One embodiment of a capacitor includes a first plurality of conductive digits and a second plurality of conductive digits positioned in an interlocking manner with the first plurality of conductive digits, such that an interdigitated structure is formed. The first plurality of conductive digits and the second plurality of conductive digits collectively form a set of digits, where the width of a first digit in the set of digits is non-uniform with respect to a second digit in the set of digits. | 03-14-2013 |
Zhe Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120102472 | EXTENDING PROGRAMMING LANGUAGE SEMANTICS WHILE MAINTAINING STANDARD SYNTAX THROUGH ALIASING - A method is provided for allowing programmers to specify program execution control semantics using standard programming language syntax even when the standard language does not provide a language construct for specifying execution control. In a similar manner, the approach provides programmers the ability to extend the expressiveness of a language by introducing statements expressed in the syntax of a target programming language. A program written in a first programming language may be translated into statements of a second programming language, where the target programming language is more expressive than the first. This language-based approach preserves the standard syntax of the first programming language, allowing a program written with semantic extensions to be compiled and run according to the standard on any standards-compliant system. | 04-26-2012 |
Zhongming Wu, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120213403 | Simultaneous Image Distribution and Archiving - The present specification discloses a storage system for enabling the substantially concurrent storage and access of data that has three dimensional images processed to identify a presence of a threat item. The system includes a source of data, a temporary storage memory for receiving and temporarily storing the data, a long term storage, and multiple workstations adapted to display three dimensional images. The temporary storage memory is adapted to support multiple file input/output operations executing substantially concurrently, including the receiving of data, transmitting of data to workstations, and transmitting of data to long term storage. | 08-23-2012 |
20140344533 | Simultaneous Image Distribution and Archiving - The present specification discloses a storage system for enabling the substantially concurrent storage and access of data that has three dimensional images processed to identify a presence of a threat item. The system includes a source of data, a temporary storage memory for receiving and temporarily storing the data, a long term storage, and multiple workstations adapted to display three dimensional images. The temporary storage memory is adapted to support multiple file input/output operations executing substantially concurrently, including the receiving of data, transmitting of data to workstations, and transmitting of data to long term storage. | 11-20-2014 |