Wan, Hong Kong
Chikeung Wan, Hong Kong CN
Patent application number | Description | Published |
---|---|---|
20100279964 | Angular Pyranocoumarins, Process for Preparation and Uses Thereof - The present invention relates to methods of using 3′,4′-aromatic acyloxy substituted 7,8-pyranocoumarins compounds in reversing P-glycoprotein overexpression mediated multidrug resistance in cancer cells including uses in treating cancers. | 11-04-2010 |
Chikeung Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20090111836 | Angular Pyranocoumarins, Process for Preparation and Uses Thereof - The present invention relates to compounds, compositions for use in reversing multidrug resistance in cancer cells, process for the preparation thereof and their uses in treating cancers. More particularly, the present invention relates to 3′,4′-aromatic acyloxy substituted 7,8-pyranocoumarins compounds for use in reversing P-glycoprotein overexpression mediated multidrug resistance in cancer cells, pyranocoumarins containing compositions, process for the preparation thereof and their uses in treating cancers. | 04-30-2009 |
Cho Kwan Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20100130176 | METHOD AND SYSTEM FOR IDENTIFICATION USING A PORTABLE WIRELESS COMMUNICATION DEVICE OF A PERSON - A method for identification using a portable wireless communication device of a person, the method comprising: activating ( | 05-27-2010 |
Daniel Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20090008386 | SHIELDING SYSTEM FOR MICROWAVE OVENS AND MICROWAVE OVEN USING THIS SHIELDING SYSTEM - A shielding system for microwave ovens comprises a first layer of parallel grounded conductors and a second layer of parallel grounded conductors substantially perpendicular to the conductors of the first layer and, for high frequency, electrically insulated therefrom, each layer presenting a plurality of parallel metal wires connected at one end and grounded. | 01-08-2009 |
David Chi Cheong Wan, Hong Kong CN
Patent application number | Description | Published |
---|---|---|
20160113937 | DISCOVERY OF FDA-APPROVED DRUGS AS INHIBITORS OF FATTY ACID BINDING PROTEIN 4 USING MOLECULAR DOCKING SCREENING - Using molecular docking screening, a few therapeutical compounds including trovafloxacin and levofloxacin have been first identified as potential inhibitors of fatty acid binding protein 4 (FABP4). The present invention provides a novel use of levofloxacin as an inhibitor of FABP4 and a drug for the treatment of metabolic diseases or a cardiovascular diseases. The present invention further provides a method of using levofloxacin to inhibit FABP4, or to inhibit adipolysis in adipocytes. | 04-28-2016 |
Ho Ming Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20090146749 | Low-Voltage Oscillator with Capacitor-Ratio Selectable Duty Cycle and Single-Input Sub-Threshold-Conducting Comparators to S-R Latch - An oscillator operates at a very low voltage yet has a duty cycle that is set by a ratio of capacitors that are charged and discharged. Sub-threshold p-channel transistors conduct sub-threshold currents below the normal threshold voltage, and drive set and reset inputs of a set-reset S-R latch. The S-R latch drives the oscillator outputs. The oscillator outputs feed back to charging p-channel transistors that charge one plate of the capacitors. During half of the cycle, the charging p-channel transistor is off, allowing one plate of the capacitors to discharge through an n-channel discharge transistor. After a period of discharge determined by the capacitance of the capacitor, the gate of a sub-threshold p-channel transistor falls enough for sub-threshold current to flow, triggering the set or reset input of the S-R latch. Since sub-threshold currents are needed to toggle the S-R latch, the oscillator begins to oscillate below the threshold voltage. | 06-11-2009 |
Ho Ming (karen) Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20090134923 | ZERO-DELAY BUFFER WITH COMMON-MODE EQUALIZER FOR INPUT AND FEEDBACK DIFFERENTIAL CLOCKS INTO A PHASE-LOCKED LOOP (PLL) - A zero-delay clock generator has a phase-locked loop (PLL) that generates a feedback clock and receives a reference clocks. All clocks are differential and have a common-mode voltage. The common-mode voltage of an externally-generated reference clock can vary from the common-mode voltage of the internally-generated feedback clock. Differences in common-mode voltage of the reference clock and feedback clock cause delay variations resulting in static phase offsets of generated clocks. A common-mode sense and equalizer senses the common-mode voltages of the buffered reference and feedback clocks, and generates control voltages. The control voltages adjust the common-mode voltage and delay of differential buffers that receive the reference and feedback clocks. The control voltages adjust the differential buffers to match the common-mode voltages of the buffered reference and feedback clocks. The buffered clocks are then applied to a phase and frequency detector of the PLL. | 05-28-2009 |
20100148727 | Single-Power-Transistor Battery-Charging Circuit Using Voltage-Boosted Clock - A charge/discharge protection circuit protects a battery from inadvertent shorting on a charger node that can connect to a charger or to a power supply of a portable electronic device. A single n-channel power transistor has a gate that controls a channel between the battery and the charger node. The gate is connected to the charger node by a gate-coupling transistor to turn off the power transistor, providing battery isolation. The gate is driven by a voltage-boosted clock through a switch activated by an enable signal. The enable signal also activates a grounding transistor to ground a gate of the gate-coupling transistor. A comparator compares voltages of the charger and battery nodes, and the compare output is latched to generate the enable signal. An inverse enable signal activates a second switch that drives the voltage-boosted clock to the gate of the gate-coupling transistor to turn off the power transistor. | 06-17-2010 |
20100164625 | Slew-Rate-Enhanced Error Amp with Adaptive Transconductance and Single Dominant Pole Shared by Main and Auxiliary Amps - An error amplifier can be used to control a power regulator transistor. The error amplifier has a main amplifier, a pull-up auxiliary amplifier, and a pull-down auxiliary amplifier that all drive an output. A compensating capacitor on the output sets a single dominant pole for all amplifiers, increasing stability. High slew rates are provided by increased slew current from the auxiliary amplifiers that turn on when the differential input has an absolute voltage difference larger than an intentional offset. The intentional offset is introduced into the auxiliary amplifiers by adjusting a p-channel to n-channel transistor ratio in a leg of the auxiliary amplifiers. A source degenerated resistor in the main amplifier reduces supply headroom and increases linearity by connecting sources of two differential transistors that receive the differential input. Cascode transistors increase gain and output impedance. Reliability is increased as no positive feedback is used in the amplifiers. | 07-01-2010 |
20100164761 | DUAL-USE COMPARATOR/OP AMP FOR USE AS BOTH A SUCCESSIVE-APPROXIMATION ADC AND DAC - A re-configurable circuit acts as an Analog-to-Digital Converter (ADC) and as a digital-to-analog converter (DAC). An array of binary-weighted capacitors stores an analog input. Switches connect different capacitors in the array to fixed voltages that cause charge-sharing with a terminal capacitor. The voltage of the terminal capacitor is compared by a re-configurable comparator stage for each different combination of the capacitors. The comparison results are analyzed to determine the closest digital value for the analog input. In DAC mode, the array capacitors are switched based on an input digital value. The switched capacitors connect to a charge-sharing line to generate an analog voltage that is applied to the re-configurable comparator stage. A differential amplifier generates a buffered analog voltage that is fed back to the other input of the re-configurable comparator stage for unity gain. The gain of the re-configurable comparator stage adjusts for ADC and DAC modes. | 07-01-2010 |
20100164770 | MULTI-STAGE COMPARATOR WITH OFFSET CANCELING CAPACITOR ACROSS SECONDARY DIFFERENTIAL INPUTS FOR HIGH-SPEED LOW-GAIN COMPARE AND HIGH-GAIN AUTO-ZEROING - An Analog-to-Digital Converter (ADC) has a Successive-Approximation-Register (SAR) driving a digital-to-analog converter (DAC) that generates an analog voltage compared to an input voltage by a series of stages. The last stage feeds a compare signal to the SAR. Each stage has a dual-input differential amplifier that operates as a unity gain op amp during an auto-zeroing phase and as a high-speed low-gain amplifier during an amplifying phase. The dual-input differential amplifier has two pairs of differential inputs. A secondary pair has an offset-storing capacitor across it, and connects to the output pair through feedback switches during auto-zeroing. A primary pair connects to stage inputs through input switches during the amplifying phase. Since two pairs of differential inputs are provided to the dual-input differential amplifier, the offset capacitor is completely isolated from the input pair. The current sink in the dual-input differential amplifier is adjusted higher during the amplifying period. | 07-01-2010 |
20110267008 | Single-Power-Transistor Battery-Charging Circuit Using Voltage-Boosted Clock - A charge/discharge protection circuit protects a battery from inadvertent shorting on a charger node that can connect to a charger or to a power supply of a portable electronic device. A single n-channel power transistor has a gate that controls a channel between the battery and the charger node. The gate is connected to the charger node by a gate-coupling transistor to turn off the power transistor, providing battery isolation. The gate is driven by a voltage-boosted clock through a switch activated by an enable signal. The enable signal also activates a grounding transistor to ground a gate of the gate-coupling transistor. A comparator compares voltages of the charger and battery nodes, and the compare output is latched to generate the enable signal. An inverse enable signal activates a second switch that drives the voltage-boosted clock to the gate of the gate-coupling transistor to turn off the power transistor. | 11-03-2011 |
20130076546 | CHARGE COMPENSATION CALIBRATION FOR HIGH RESOLUTION DATA CONVERTER - A calibrating Analog-to-Digital Converter (ADC) has an X-side array with binary-weighted capacitors that connect to an X-side line and a Y-side array connected to a Y-side line. Each array has binary-weighted capacitors from a most-significant-bit (MSB) to a least-significant-bit (LSB), but the LSB capacitor is duplicated as a termination capacitor and a middle capacitor between upper and lower groups is also duplicated as a surrogate capacitor. During calibration, lower array capacitors are switched low while the upper capacitors are driven by a thermometer-code value on both X and Y arrays. The thermometer value is inverted to the X-array but remains uninverted on the Y array. The lower array bits are tested to final a calibration value that has X and Y side voltages balanced. | 03-28-2013 |
20130141264 | REDUCED RESIDUAL OFFSET SIGMA DELTA ANALOG-TO-DIGITAL CONVERTER (ADC) WITH CHOPPER TIMING AT END OF INTEGRATING PHASE BEFORE TRAILING EDGE - An analog-to-digital converter (ADC) has a chopper-stabilized sigma-delta modulator (SDM). The SDM uses switched-capacitor integrators to sample, hold, and integrate an analog input in response to non-overlapping multi-phase clocks. Chopper multipliers are inserted on the inputs and outputs of an op amp in a first stage integrator. The chopper multipliers swap or pass through differential inputs in response to non-overlapping chopper clocks. A master clock operating at a frequency of the multi-phase clocks is divided down to trigger generation of the chopper clocks. Delay lines ensure that the edges of the chopper clocks occur before the edges of the multi-phase clocks. The chopper multipliers have already switched and are thus stable when multi-phase clocks change so charge injection at switches controlled by the multi-phase clocks is not immediately modulated by chopper multipliers. This clock timing increases the time available to respond to charge injection at switches improving linearity. | 06-06-2013 |
20140104909 | Diode-Less Full-Wave Rectifier for Low-Power On-Chip AC-DC Conversion - A bridge rectifier operates on low A.C. input voltages such as received by a Radio-Frequency Identification (RFID) device. Voltage drops due to bridge diodes are avoided. Four p-channel transistors are arranged in a transistor bridge across the A.C. inputs to produce an internal power voltage. Another four diode-connected transistors form a start-up diode bridge that generates a comparator power voltage and a reference ground. The start-up diode bridge operates even during initial start-up before the comparator and boost drivers operate. A comparator receives the A.C. input and controls timing of voltage boost drivers that alternately drive gates of the four p-channel transistors in the transistor bridge with voltages boosted higher than the peak A.C. voltage. Substrates are connected to the power voltage on the power-voltage half of the bridge and to the A.C. inputs on the ground half of the bridge to fully shut off transistors, preventing reverse current flow. | 04-17-2014 |
20150311868 | Digitally-Programmable Gain Amplifier with Direct-Charge Transfer and Offset Cancellation - A Programmable-Gain Amplifier (PGA) has a digital value that programmably adjusts the gain of the analog amplifier. A variable capacitor has several switched sub-capacitors that are enabled by the digital value. Enabled sub-capacitors are switched between a sampled input and a virtual ground on one terminal, and connect to a summing node on the other terminal. The summing node connects to the inverting input of an op amp either through a switch or through a double-sampling capacitor that stores an offset. A feedback capacitor is in parallel with a sampling capacitor during a second clock phase when direct-charge transfer occurs, reducing power consumption of the amplifier. The feedback capacitor samples the sampled input during the first clock phase. The PGA gain is proportional to the sum of capacitances of enabled sub-capacitors. The gain can be adjusted for sensor inputs to an Analog Front-End (AFE), such as for an electro-cardiogram (ECG). | 10-29-2015 |
Ho Yau Wan, Hong Kong CN
Patent application number | Description | Published |
---|---|---|
20140057529 | BRASSIERE CUP PLASTIC STRIP SUPPORT AND MANUFACTURING METHOD THEREFOR - A brassiere cup support and method of manufacturing the support and cup therewith. The support comprises a plastic support in the shape of one or more of an underwire, an uplifting panel, a reinforcing pad, a sternum region, or an extended fish bone like pattern capable of providing desired “firmness” or “hardness” along its length and thereby providing desired degrees of support therealong. The plastic support comprises at least one layer of polymer and at least one layer of a second material, wherein the at least one layer of polymer and the at least one layer of the second material are in the form of a sandwich. | 02-27-2014 |
Ka Chun Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20120036897 | CIRCULAR KNITTED FABRIC WITH FINISHED EDGES AND INTEGRAL ELASTIC BAND-LIKE SELVEDGE AND THE METHOD OF MANUFACTURING THE SAME - A circular knitted fabric for the manufacture of a garment includes a first group of courses formed of a low melting point yarn and a first yarn, and a continuing second group of courses formed of the low melting point yarn and a second yarn. The second group of courses has an elastane content greater than that of the first group of courses. The low melting point yarn fuses with the first and second yarns after heating to a temperature sufficient to melt the low melting point yarn only. The fabric, after finishing, is adapted to be cut into a garment in such a way that the first group of courses becomes a body or the first group of courses of the garment, and the second group of courses becomes an integral elastic band portion or the second group of courses-like selvedge of the garment. | 02-16-2012 |
Kai Tai Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20150152011 | HYDROPHOBIC LOW SHRINKAGE LIGHTWEIGHT CEMENTITIOUS MATRIX - The present invention provides a composition for forming a lightweight, low shrinkage and hydrophobic cementitious matrix, and a method for preparing thereof. The present cementitious matrix formed by the composition is lightweight, hydrophobic (or water repelling) and with low shrinkage which is useful in building and construction industry as non-structural wall resistant to water, heat and sound entry. The present invention also provides a method of preparing the composition and the cementitious matrix formed from the composition. | 06-04-2015 |
Kam Chuen Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20100164625 | Slew-Rate-Enhanced Error Amp with Adaptive Transconductance and Single Dominant Pole Shared by Main and Auxiliary Amps - An error amplifier can be used to control a power regulator transistor. The error amplifier has a main amplifier, a pull-up auxiliary amplifier, and a pull-down auxiliary amplifier that all drive an output. A compensating capacitor on the output sets a single dominant pole for all amplifiers, increasing stability. High slew rates are provided by increased slew current from the auxiliary amplifiers that turn on when the differential input has an absolute voltage difference larger than an intentional offset. The intentional offset is introduced into the auxiliary amplifiers by adjusting a p-channel to n-channel transistor ratio in a leg of the auxiliary amplifiers. A source degenerated resistor in the main amplifier reduces supply headroom and increases linearity by connecting sources of two differential transistors that receive the differential input. Cascode transistors increase gain and output impedance. Reliability is increased as no positive feedback is used in the amplifiers. | 07-01-2010 |
20110163799 | Bi-directional Trimming Methods and Circuits for a Precise Band-Gap Reference - A bandgap reference circuit has trimming-up resistors and trimming-down resistors for bi-directional trimming. PNP transistors have base and collectors grounded and emitters connected to parallel resistors. A difference resistor drives an inverting input of an op amp that drives a transistor that generates the bandgap reference voltage Vbg. A sensing resistor connects Vbg to a splitting node that connects to the non-inverting input through a first parallel resistor. The splitting node also connects through a second parallel resistor to the inverting input. Fuses or switches enable the trimming-up and trimming-down resistors. The trimming-up resistors are in series with the sensing resistor and the trimming-down resistors are in series with an output resistor that connects Vbg to reference voltage Vref. The circuit can be designed for a more typical process since bi-directional trimming allows Vref to be raised or lowered. Many circuits need no trimming when targeted for the typical process. | 07-07-2011 |
20130076546 | CHARGE COMPENSATION CALIBRATION FOR HIGH RESOLUTION DATA CONVERTER - A calibrating Analog-to-Digital Converter (ADC) has an X-side array with binary-weighted capacitors that connect to an X-side line and a Y-side array connected to a Y-side line. Each array has binary-weighted capacitors from a most-significant-bit (MSB) to a least-significant-bit (LSB), but the LSB capacitor is duplicated as a termination capacitor and a middle capacitor between upper and lower groups is also duplicated as a surrogate capacitor. During calibration, lower array capacitors are switched low while the upper capacitors are driven by a thermometer-code value on both X and Y arrays. The thermometer value is inverted to the X-array but remains uninverted on the Y array. The lower array bits are tested to final a calibration value that has X and Y side voltages balanced. | 03-28-2013 |
Kam Man Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20110077728 | ELECTRONIC STIMULATION TEXTILE FOR TRADITIONAL CHINESE MEDICINE THERAPY - A textile for providing traditional Chinese medicine therapy to a wearer using electronic stimulation includes at least two conductive paths that are made from conductive textile material, the conductive paths are separated by nonconductive textile material, at least one pair of electrodes attach to the conductive paths corresponding to specific part of body or acupoints according to traditional Chinese medicine theory, and an electronic stimulation signal controller configured to conduct electronic stimulation signals to the electrodes via the conductive paths. | 03-31-2011 |
Sai Ho Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20110077728 | ELECTRONIC STIMULATION TEXTILE FOR TRADITIONAL CHINESE MEDICINE THERAPY - A textile for providing traditional Chinese medicine therapy to a wearer using electronic stimulation includes at least two conductive paths that are made from conductive textile material, the conductive paths are separated by nonconductive textile material, at least one pair of electrodes attach to the conductive paths corresponding to specific part of body or acupoints according to traditional Chinese medicine theory, and an electronic stimulation signal controller configured to conduct electronic stimulation signals to the electrodes via the conductive paths. | 03-31-2011 |
Shan Mei Wan, Hong Kong HK
Patent application number | Description | Published |
---|---|---|
20120211778 | LED PACKAGE FOR UNIFORM COLOR EMISSION - A light emitting diode package for one or more light emitting diodes mounted on a substrate. A frame is disposed on at least a portion of the substrate and substantially surrounds, but does not contact, the light emitting diode. The frame is substantially transparent to light emitted from the light emitting diode and includes one or more first wavelength converting materials. The wavelength converting materials, which may be one or more phosphors, convert at least a portion of light emitted at the emission wavelength to different wavelength. A cover covers the light emitting diode within the frame. The cover layer includes one or more second wavelength converting materials differing from the first one or more wavelength converting materials in wavelength converting material concentration or in converted light wavelength or in combinations of wavelength converting materials. | 08-23-2012 |
20130313580 | LIGHTING DEVICE - This invention discloses a lighting device for providing an illumination with enhanced color uniformity. The lighting device includes a light generating element adjacent a substrate and configured to produce light having wavelengths substantially within a first wavelength range; a transparent frame attached to the substrate, surrounding the transparent frame; a wavelength converting layer for converting a portion of the light produced by the light generating element into light having wavelengths within a second wavelength range, substantially covering the light emitting surface and at least part of the transparent frame; and a scattering frame configured to substantially scatter light that travels therein, covering a portion of the light emitting surface around periphery thereof to thereby receive a portion of the light leaving the wavelength converting layer around the periphery of the light emitting area. Light components in said portion of the light are substantially mixed in the scattering frame. | 11-28-2013 |
Shi Kin Howard Wan, Hong Kong CN
Patent application number | Description | Published |
---|---|---|
20080318200 | Computer-Aided Method and System for Guided Teaching and Learning - The present invention is a computer aided method and system for guided teaching and learning with the aid of an optional communication device, comprising the steps of: (a) presenting a question to the student at a student display; (b) receiving answer from the teacher at the teacher workstation, wherein the answer is received by the teacher from the student or directly from the students remotely; (c) sharing the answer submitted on at least one student displayed) determining whether the answer is correct; (e) presenting feedback to the answer at all student displays or workstations; (f) receiving input from the teacher at the teacher workstation for the teacher to give further information related to the question on student display; and (g) presenting information using a plurality of styles and stimuli corresponding to the input from the teacher or student on the student display. | 12-25-2008 |
Tat L. Wan, Hong Kong CN
Patent application number | Description | Published |
---|---|---|
20150055237 | ADJUSTABLE SOLAR CONCENTRATOR ASSEMBLY AND METHODS OF USING SAME - A portable solar concentrator includes a stand, a plurality of inner panels supported by the stand, and a plurality of outer panels attached to the inner panels. The inner panels have a reflective surface, and are configured to direct solar energy at a target. The outer panels have a reflective surface and can be configured in an active position to direct solar energy at the target, and can be configured in an inactive position to direct solar energy away from the target. | 02-26-2015 |
Wai Ho Wan, Hong Kong CN
Patent application number | Description | Published |
---|---|---|
20110158307 | Asymmetric dictionary-based compression/decompression useful for broadcast or multicast unidirectional communication channels - An asymmetric approach for compressing digital data, or digitized analog data, uses dictionary-based compression for a transmitter and receiver communicating over a lossy unidirectional communication channel. The transmitter is responsible for generating active dictionaries, selecting appropriate dictionaries for compressing data, retiring old dictionaries, and sending new dictionaries to the receiver. The receiver passively stores the dictionaries from the transmitter and uses the right stored dictionary to decompress data received from the transmitter, as indicated by instructions in the compressed data set. | 06-30-2011 |
Yiu Chung Wan, Hong Kong CN
Patent application number | Description | Published |
---|---|---|
20090000981 | Bowl and Basket and Salad Spinner Incorporating such an Assembly - A bowl and basket assembly ( | 01-01-2009 |