Tzeng, CA
Casey G. Tzeng, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20130036677 | RIDGE CAP WITH ASPHALTIC FOAM MATERIALS - A ridge cap includes a lower surface adapted to be placed in contact with a roof of a building, a weather protective upper surface, and first and second side sections connected to each other. The first side section is disposed at one side of a longitudinal axis and the second side section is disposed at the other side of the longitudinal axis. The ridge cap further includes an elastomeric strip and a metal strip. The elastomeric strip extends along the longitudinal axis and connects the first side section and the second side section to be of unitary construction with the first and second side sections. The metal strip backing extends along the longitudinal axis and supports the elastomeric strip. | 02-14-2013 |
20140033626 | RIDGE CAP WITH ASPHALTIC FOAM MATERIALS - A ridge cap includes a lower surface adapted to be placed in contact with a roof of a building, a weather protective upper surface, and first and second side sections connected to each other. The first side section is disposed at one side of a longitudinal axis and the second side section is disposed at the other side of the longitudinal axis. The ridge cap further includes an elastomeric strip and a metal strip. The elastomeric strip extends along the longitudinal axis and connects the first side section and the second side section to be of unitary construction with the first and second side sections. The metal strip backing extends along the longitudinal axis and supports the elastomeric strip. | 02-06-2014 |
20140318034 | ROUNDED RIDGE CAP WITH ASPHALTIC FOAM MATERIALS - A method of making a rounded ridge cap includes providing an intermediate product comprising a plurality of sections arranged side by side and integrated as a single body of an asphaltic foam material, each of the plurality of sections comprising a rounded top surface, the plurality of sections comprising first and second sections immediately neighboring each other. The first section comprises a first side and the second section comprises a second side integrated with the first side to form a bridge portion between the first and second sections. The method further includes bending the first section with respect to the second section about the bridge portion, thereby forming a rounded ridge cap comprising a rounded exterior surface. The rounded top surfaces of the first and second sections form together the rounded exterior surface of the rounded ridge cap. | 10-30-2014 |
Chunpyng J. Tzeng, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20100321898 | Electronic device with improved heat dissipation properties. - An electronic device with improved heat dissipation properties comprises metallic housing. A base circuit board may be positioned within the housing in a plane parallel to the backside. Multiple connectors for coupling cassettes to the base circuit board may be positioned about the periphery of the base circuit board such that multiple cassettes may be positioned adjacent to each side of the housing. Each cassette includes a printed circuit board with a plurality of heat generating components coupled to the printed circuit board and having a thickness extending towards the side of the housing. The cassette includes a metallic housing with a heat dissipation structure contacting: i) the side of the housing; and ii) each heat generating component. Each of at least two heat generating components have different thicknesses and the heat dissipation structure had different thicknesses between the side of the housing and each heat generating component. | 12-23-2010 |
Elbert Tzeng, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20110218617 | ENDOLUMINAL VASCULAR PROSTHESIS - Some embodiments of an endoluminal prosthesis comprise a graft having a first end and a second end, a first stent positioned at a first end of the graft, the first stent comprising a plurality of proximal apices and a plurality of distal apices, a second stent positioned axially adjacent to the first stent comprising a plurality of proximal apices positioned at a first end of the second stent. In some embodiments, the first stent can be partially covered by the graft such that the proximal apices of the first stent are not covered by the graft. The distal apices of the first stent can be positioned approximately on a first or a second plane offset from the first plane. The second stent can be positioned relative to the first stent such that the plurality of proximal apices of the second stent are spaced apart from the plurality of distal apices of the first stent. Further, one or more of the proximal apices of the second stent can be positioned approximately on a third or a fourth plane. The distal apices of the first stent can be circumferentially offset from the proximal apices of the second stent. | 09-08-2011 |
20110288469 | SURGICAL DEVICE AND METHOD FOR PERFORMING COMBINATION REVASCULARIZATION AND THERAPEUTIC SUBSTANCE DELIVERY TO TISSUE - A surgical device is provided for both ablating a channel in a patient's tissue and also delivering a therapeutic agent. The device includes an elongated multi-lumen tube, an elongated tissue ablating assembly, and a therapeutic agent delivery assembly. The therapeutic agent is capable of being delivered into the channel and/or to the surrounding tissue. The device may further include a second multi-lumen tube also capable of delivering therapeutic agents. A method is also provided for using such a surgical device to ablate a channel in a patient's tissue and also deliver a therapeutic agent to the tissue, for example, for transmyocardial revascularization or other procedures. | 11-24-2011 |
20120226341 | CATHETER SYSTEM AND METHODS OF USING SAME - A modular catheter system including a sheath projecting distally from a delivery catheter having a main body module An inner core module carrying a stent thereon, the inner core being axially movable through the main body of the delivery catheter and the delivery catheter sheath, a handle member supported by the main body of the delivery catheter, the handle member being selectively axially engageable with the inner core such that the handle member and the inner core move together in an axial direction when the handle member is engaged with the inner core; and an adjustment member supported by the main body, the adjustment member being configured such that rotation of the adjustment member causes the adjustment member to move axially along the main body by either axially sliding the handle member relative to the main body or by rotating the adjustment member. | 09-06-2012 |
20140358214 | CATHETER SYSTEM AND METHODS OF USING SAME - A modular catheter system including a sheath projecting distally from a delivery catheter having a main body module An inner core module carrying a stent thereon, the inner core being axially movable through the main body of the delivery catheter and the delivery catheter sheath, a handle member supported by the main body of the delivery catheter, the handle member being selectively axially engageable with the inner core such that the handle member and the inner core move together in an axial direction when the handle member is engaged with the inner core; and an adjustment member supported by the main body, the adjustment member being configured such that rotation of the adjustment member causes the adjustment member to move axially along the main body by either axially sliding the handle member relative to the main body or by rotating the adjustment member. | 12-04-2014 |
Elbert Y. Tzeng, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20090062614 | CLOSURES FOR OUTER TUBE FOR NATURAL ORIFICE SURGERY - A plug is closely received in the open distal end of an outer tube for natural orifice surgery and is proximally removable from the tube. Various means are provided for deforming the plug to permit the plug to be retrieved through the outer tube. | 03-05-2009 |
20090088678 | TRANSLUMENAL PERITONEAL ACCESS AND CATHETER THEREFOR - A working cannula is advanced through the urethra into the bladder. Gas is infused through the cannula into the bladder, pressurizing the bladder. A fenestrating shunt catheter is then advanced through the urethra into the bladder and against the wall of the bladder, fenestrating it. A distal segment of the shunt catheter is then advanced through the wall into the peritoneal space, while a more proximal segment of the shunt catheter remains in the bladder. Shunt holes are formed in both the distal segment and more proximal segment so that gas from the pressurized bladder flows through the shunt holes into the peritoneal space, insufflating the peritoneal space. | 04-02-2009 |
20110306829 | METHODS AND APPARATUS FOR NATURAL ORIFICE VAGINAL HYSTERECTOMY - A transuterine cannula through which an endoscope can be advanced into the peritoneal space to provide visualization of tissue cutting in the peritoneal space pursuant to a vaginal hysterectomy. | 12-15-2011 |
Fred Tzeng, Cerritos, CA US
Patent application number | Description | Published |
---|---|---|
20080317160 | CODE-MODULATED PATH-SHARING MULTI-SIGNAL SYSTEMS - Described herein are code-modulated multi-signal systems. In one embodiment, a multi-signal system receives multiple input signals and code-modulates each input signal with a unique code to distinguish the input signal from the other input signals. The input signals may come from multiple antennas, multiple sensors, multiple channels, etc. The code-modulated signals are then combined into a combined signal that is sent through shared blocks and/or transmitted across a shared medium in a shared path. After shared processing and/or shared transmission, the individual signals are recovered using matched filters. Each matched filter contains a code corresponding to one of the unique codes for recovering the corresponding signal from the combined signal. The recovered signals may then be inputted to additional processors for further processing. | 12-25-2008 |
20090021307 | MULTI-BAND, INDUCTOR RE-USE LOW NOISE AMPLIFIER - Described herein are multi-band LNAs that reuse inductors for different frequency bands to minimize chip area. In an embodiment, a multi-band LNA is capable of operating in a narrowband (NB) and a wideband (WB) while reusing at least one input impedance matching inductor and at least one load inductor for both bands. The reuse of inductors results in a more efficient use of chip area. In an exemplary embodiment, the LNA comprises a common source transistor and a common gate transistor. In this embodiment, the LNA operates in a common source configuration using the common source transistor to amplify input signals in the NB, and operates in a common gate configuration using the common gate transistor to amplify input signals in the WB. The LNA reuses an input impedance matching inductor and a load inductor in both configurations, and thus both bands. | 01-22-2009 |
20100195669 | MULTI-CHANNEL CODE-DIVISION MULTIPLEXING IN FRONT-END INTEGRATED CIRCUITS - A challenging problem is maintaining low power consumption in multi-channel (MC) systems, where multiple input signals demand several front-end analog signal-processing blocks to be replicated. A code-division multiplexing (CDM) system can be generalized as a signal compression-decompression involving an analog-to-digital converter (ADC). This invention utilizes CDM in MC front-end integrated circuits to significantly reduce the power consumption of such systems. The invention also extends CDM's data compression advantages to uncorrelated and weakly correlated MC signals through the introduction of a new Multi-Channel Signal Binning and Multiplexing (MCSBM) method and architecture. The proposed method achieves significant reductions in power consumption in comparison to a conventional time-division multiplexing quantizer, while adding only a modest amount of overhead and complexity. Among other advantages, the invention permits architects to fabricate MC integrated circuits with ultra low power consumption and small chip area, where conventional architectures could not. Another embodiment of the invention relates to the system's compressor organizing samples of the input signal in such a way that the downstream ADC quantizes the higher variance samples with a higher resolution compared to the resolution it uses to quantize other samples with lower variance. | 08-05-2010 |
20130322469 | MULTI-CHANNEL CODE-DIVISION MULTIPLEXING IN FRONT-END INTEGRATED CIRCUITS - A code-division multiplexing (CDM) system utilized in multi-channel (MC) front-end integrated circuits to significantly reduce the power consumption of such systems. The CDM system extends data compression advantages to uncorrelated and weakly correlated MC signals through the introduction of a new Multi-Channel Signal Binning and Multiplexing (MCSBM) method and architecture. The method achieves significant reductions in power consumption in comparison to a conventional time-division multiplexing quantizer, while adding only a modest amount of overhead and complexity. Systems and methods permit architects to fabricate MC integrated circuits with ultra low power consumption and small chip area. Another embodiment relates to the system's compressor organizing samples of the input signal in such a way that the downstream analog-to-digital converter quantizes the higher variance samples with a higher resolution compared to the resolution it uses to quantize other samples with lower variance. | 12-05-2013 |
Fred Tzeng, Laguna Niguel, CA US
Patent application number | Description | Published |
---|---|---|
20120038499 | SIGNAL STATISTICS AND COMPRESSION-BASED ANALOG-TO-DIGITAL CONVERTERS - A method of adaptively and losslessly quantizing an analog signal to a digital signal in an analog-to-digital converter (ADC), is disclosed. According to one embodiment, the quantizing is based on one or more of an instantaneous amplitude of the analog signal, frequencies of the analog signal, and patterned contents of the analog signal, and the method comprises sampling the analog signal; quanitizing the analog signal by a quantizer core, wherein the quantizer core comprises a digital-to-analog converter (DAC), a comparator, and a voltage reference, wherein the quantization is one of efficient lossless and adaptive compression quantization, or a traditional quantization method; determining by an analog compression engine (ACE) whether the sampled analog signal is above or below a defined threshold, wherein the defined threshold includes one or more of an amplitude threshold, a frequency threshold, and a patterned adaptive threshold; adaptively manipulating the sampled signal mathematically through at least one of the DAC or voltage reference of the quantizer core; and outputting the digital signal. | 02-16-2012 |
George Tzeng, Redwood City, CA US
Patent application number | Description | Published |
---|---|---|
20080251019 | SYSTEM AND METHOD FOR TRANSFERRING A SUBSTRATE INTO AND OUT OF A REDUCED VOLUME CHAMBER ACCOMMODATING MULTIPLE SUBSTRATES - The present invention comprises a system and method for transferring a substrate into and out of a chamber configured to accommodate multiple substrates. In one embodiment, the system comprises a chamber housing that includes a first substrate support tray and a second substrate support tray independently movable along a vertical axis, and a substrate conveyor movable into and out of the chamber housing. The first substrate support tray and the second substrate support tray are movable to a position where a portion of the second substrate support tray is received in the first substrate support tray. | 10-16-2008 |
George Tzeng, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20100098518 | IN/OUT DOOR FOR A VACUUM CHAMBER - A load lock chamber sized for a large area substrate is provided. The load lock chamber includes a housing comprising a door and a body having at least two sealable ports, a movable door associated with at least one of the sealable ports, and a door actuation assembly coupled between the door and the housing. The door actuation assembly further includes a pair of first actuators coupled to the door for moving the door in a first direction, and a pair of second actuators for moving the door in a second direction that is orthogonal to the first direction. | 04-22-2010 |
20120113559 | ELECTROSTATIC DISCHARGE PREVENTION FOR LARGE AREA SUBSTRATE PROCESSING SYSTEM - Embodiments of the invention relate to methods and apparatus for minimizing electrostatic discharge in processing and testing systems utilizing large area substrates in the production of flat panel displays, solar panels, and the like. In one embodiment, an apparatus is described. The apparatus includes a testing chamber, a substrate support disposed in the testing chamber, the substrate support having a substrate support surface, a structure disposed in the testing chamber, the structure having a length that spans a width of the substrate support surface, the structure being linearly movable relative to the substrate support, and a brush device having a plurality of conductive bristles coupled to the structure and spaced a distance away from the substrate support surface of the substrate support, the brush device electrically coupling the support surface to ground through the structure. | 05-10-2012 |
Henry Tzeng, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20140362807 | Wireless Services Gateway - A system for integrating wireless service providers' core networks with Wi-Fi radios using a Wireless Services Gateway (WSG). The WSG can allow wireless device users to seamlessly connect to a network such as the internet using both cellular phone antennae as well as Wi-Fi radio antennae while still utilizing their preferred wireless service provider's core network system of billing, authenticating and policy decision making. This system can allow for data transmission of wireless devices through Wi-Fi instead of through cellular antennae, thus increasing bandwidth and data transmission rates. | 12-11-2014 |
Hueyming Tzeng, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140176903 | TWO-DIMENSIONAL CONFOCAL IMAGING USING OCT LIGHT SOURCE AND SCAN OPTICS - Various approaches are disclosed for simultaneously generating optical coherence tomography (OCT) and confocal scanning laser images by spatially separating the signal normally used for OCT imaging with selective reflecting or beam directing devices. In one preferred embodiment, the invention includes a minor having a central transmission region, such that the radially outer region of the returning signal beam is reflected and used for generating a confocal image while the central part of the signal beam is transmitted and used to generate an OCT image. In other embodiments, the signals may be spatially separated in other ways, such as with an optic having a reflective center surface, a mirror having two parts oriented at different angles, one or more wedged optics, or a dispersive component. A further aspect of the invention is the ability to increase the frame rate of the confocal imaging. | 06-26-2014 |
Huey-Ming Tzeng, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090136873 | SYSTEM, METHOD AND APPARATUS FOR PATTERN CLEAN-UP DURING FABRICATION OF PATTERNED MEDIA USING FORCED ASSEMBLY OF MOLECULES - A pattern clean-up for fabrication of patterned media using a forced assembly of molecules is disclosed. E-beam lithography is initially used to write the initial patterned bit media structures, which have size and positioning errors. Nano-sized protein molecules are then forced to assemble of on top of the bits. The protein molecules have a very uniform size distribution and assemble into a lattice structure above the e-beam patterned areas. The protein molecules reduce the size and position errors in e-beam patterned structures. This process cleans the signal from the e-beam lithography and lowers the noise in the magnetic reading and writing. This process may be used to fabricate patterned bit media directly on hard disk, or to create a nano-imprint master for mass production of patterned bit media disks. | 05-28-2009 |
20090211081 | CONTROLLED LAPPING FOR AN ABS DAMASCENE PROCESS - Methods of lapping rows of recording heads are described after an air bearing surface (ABS) damascene process is performed. The ABS damascene process uses a selective etching process to form voids in the row of recording heads where conductive material forms a feature in the recording head, such as a wrap around shield. The conductive material is then deposited on the ABS of the row to fill the voids, and the row is lapped. According to methods provided herein, the resistance of one or more lapping guides in the row of recording heads is monitored to determine when the conductive material is removed by the lapping process. When the monitored resistance indicates that the conductive material is removed, the lapping process is stopped. The resistance across one or more lapping guides may also be used to control the lapping process to uniformly lap the conductive material from the ABS. | 08-27-2009 |
20120091096 | SYSTEM, METHOD AND APPARATUS FOR PATTERN CLEAN-UP DURING FABRICATION OF PATTERNED MEDIA USING FORCED ASSEMBLY OF MOLECULES - A pattern clean-up for fabrication of patterned media using a forced assembly of molecules is disclosed. E-beam lithography is initially used to write the initial patterned bit media structures, which have size and positioning errors. Nano-sized protein molecules are then forced to assemble of on top of the bits. The protein molecules have a very uniform size distribution and assemble into a lattice structure above the e-beam patterned areas. The protein molecules reduce the size and position errors in e-beam patterned structures. This process cleans the signal from the e-beam lithography and lowers the noise in the magnetic reading and writing. This process may be used to fabricate patterned bit media directly on hard disk, or to create a nano-imprint master for mass production of patterned bit media disks. | 04-19-2012 |
Jeffrey Tzeng, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20140177653 | Inband Timestamping - Embodiments are directed to timing synchronization between network nodes, such as, for example, based upon IEEE 1588. Example embodiments provide for a node in a IEEE 1588 message exchange to obtain the T3 timestamp without using its host interface to access the physical layer. Methods and systems include aspects of determining an egress timestamp corresponding to a time at which a first packet is transmitted from a physical interface of a first network entity on to a network media, storing the egress timestamp in a memory associated with the physical interface, receiving a second packet at the physical interface, retrieving the egress timestamp from the memory based upon the second packet, and updating the second packet with the retrieved egress timestamp. Embodiments may further include providing the updated second packet for protocol processing in the first network entity, or transmitting the updated second packet from the physical interface on to a network media. | 06-26-2014 |
Jing-Wen Tzeng, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20090032227 | Flexible Graphite Thermal Management Devices - The invention provides to thermal management devices constructed from flexible graphite. In one embodiment, the thermal management device includes a wick structure inside a shell. In certain preferred embodiments, the wick structure is composed of a mass of expanded graphite. In a another embodiment, the shell of the device includes flexible graphite and an optional wick structure. In certain preferred embodiments, the flexible graphite shell is fluid impermeable. The invention further includes methods of making the aforementioned thermal management devices. | 02-05-2009 |
Shing-Wu P. Tzeng, Fountain Valley, CA US
Patent application number | Description | Published |
---|---|---|
20080291074 | Universal Remote Control Device - A universal remote control device controls both first and second electronic devices that may be remote from each other, via different communication channels. The remote control device is used with an optical fiber network, including a first optical transceiver coupled to the first electronic device, a second optical transceiver coupled to the second electronic device, and an optical fiber coupled between the first optical transceiver and the second optical transceiver. The remote control device comprises an infrared (IR) transmitter for transmitting a first control signal for controlling the first electronic device via an IR communication channel, and a wireless communication interface for transmitting a second control signal for controlling the second electronic device to the first optical transceiver via a wireless communication channel. The second control signal is further transmitted from the first optical transceiver to the second electronic device via the optical fiber and the second optical transceiver. | 11-27-2008 |
Shing-Wu Paul Tzeng, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20120155815 | CABLE WITH NON-STRIPPING OPTICAL FIBER - Cables having non-stripping, or buffer-free, optical fibers are disclosed. The cables each have a buffer-free optical fiber including a core, cladding layer and a thin protective coating enclosing the cladding and having an overall diameter of 125 μm. This protective coating protects the cladding and core from moisture and provides structural integrity to prevent physical damage to the fiber during installation and termination with connectors. Embodiments of this non-stripping fiber do not require removal of a buffer layer during field termination so connections can be formed using simple cleaving techniques. As such, the field termination process for embodiments is simplified compared with conventional approaches. | 06-21-2012 |
20120155818 | OPTICAL FIBER WITH SINGLE LAYER COATING FOR FIELD TERMINATION - A structure for optical fiber with single layer coating suitable for field termination process is provided, including a glass core, a cladding layer, and a permanent coating protective layer. The thickness of the permanent coating ranges preferably from about 4 um to 8 um, and remains on the optical fiber during the field termination process to provide protection to the optical fiber after the buffer layer is striped off. In addition, the optical fiber structure of the present invention still conforms to the specification of the standard optical fiber. The optical fiber of the structure according to the present invention can simplify the field termination process so that the quality efficiency of the deployment is improved. | 06-21-2012 |
Shrjie Tzeng, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20090003213 | Linked network switch configuration - A network device having a plurality of ports including address resolution logic (ARL), a first switch, a second switch, and a CPU. The first and second switches include groups of ports which are a subset of the plurality of ports and are numbered by different numbering schemes, rate control logic for performing rate control functions related to switching data packets between the network ports, and local communications channels for transmitting messages between the groups of ports and the rate control logic. The first switch is configured to generate a rate control message and relay the rate control message to the second switch, and the second switch is configured to generate a second rate control message based on the first rate control message, where the second rate control message is different than the first message. | 01-01-2009 |
20090010160 | Fairness scheme method and apparatus for pause capable and pause incapable ports - A network device, which includes a port, a tag generation unit and a flow control module, is provided. The port, which is connected to a network entity, is configured to send and receive a data packet. The tag generation unit is configured to generate a tag based upon the network entity. The tag generation unit is also configured to add the tag to the data packet and to activate the tag. The flow control module is coupled with a buffer, and is configured to control storage of the data packet into the buffer. The flow control module is also coupled with the port, and is configured to control a communication session conducted between the network device and the network entity based upon the tag. | 01-08-2009 |
Shr-Jie Tzeng, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20080198769 | METHOD AND SYSTEM FOR A LOW-COMPLEXITY SPANNING TREE ALGORITHM IN COMMUNICATION NETWORKS - Aspects of a method and system for a low-complexity spanning tree algorithm in communication networks may comprise preventing loops in a communications network utilizing a distributed sequential algorithm in which there is a single token. Only a network node in possession of this single token may disable a network port. A spanning tree may be generated based on loop prevention. The network ports that may be disabled may be chosen from a port map, where the port map may be obtained by combining a port map identifying ports that are connected to loops with a port map indicating network ports that are to remain enabled. The loop prevention may be initiated by a root node and a token may be generated by the root node when completing the prevention. Network nodes may reduce ingress data rate during loop prevention. | 08-21-2008 |
20150063375 | COMMUNICATION DEVICE WITH PEER-TO-PEER ASSIST TO PROVIDE SYNCHRONIZATION - A system and method for timing synchronization between network nodes. The timing synchronization can conform to the Precision Time Protocol (PTP) as defined in the IEEE 1588 protocol. The timing synchronization can include the insertion of ingress and/or egress timestamps into packets. For example, timestamps can be inserted into reserved fields of the header of a packet. The timing synchronization can also include the utilization of one or more reserved fields to initiate the generation of a timestamp upon the transmission of the packet and/or the retrieval of a previously stored timestamp. | 03-05-2015 |
Susie Tzeng, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20150061027 | METHODS OF FORMING GATE STRUCTURES FOR TRANSISTOR DEVICES FOR CMOS APPLICATIONS AND THE RESULTING PRODUCTS - One method for forming replacement gate structures for NMOS and PMOS transistors includes performing an etching process to remove a sacrificial gate structure for the NMOS and PMOS transistors to thereby define NMOS and PMOS gate cavities, depositing a gate insulation layer in the gate cavities, depositing a first metal layer on the gate insulation layer in the gate cavities, performing at least one process operation to form (1) an NMOS metal silicide material above the first metal layer within the NMOS gate cavity, the NMOS metal silicide material having a first amount of atomic silicon, and (2) a PMOS metal silicide material above the first metal layer within the PMOS gate cavity, the PMOS metal silicide material having a second amount of atomic silicon, and wherein the first and second amounts of atomic silicon are different, and forming gate cap layers within the NMOS and PMOS gate cavities. | 03-05-2015 |
Thomas Tzeng, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20150067287 | DISTRIBUTED DYNAMIC MEMORY MANAGEMENT UNIT (MMU)-BASED SECURE INTER-PROCESSOR COMMUNICATION - A first processor and a second processor are configured to communicate secure inter-processor communications (IPCs) with each other. The first processor effects secure IPCs and non-secure IPCs using a first memory management unit (MMU) to route the secure and non-secure IPCs via a memory system. The first MMU accesses a first page table stored in the memory system to route the secure IPCs and accesses a second page table stored in the memory system to route the non-secure IPCs. The second processor effects at least secure IPCs using a second MMU to route the secure IPCs via the memory system. The second MMU accesses the second page table to route the secure IPCs. | 03-05-2015 |
Tzungren Tzeng, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090198874 | MITIGATE FLASH WRITE LATENCY AND BANDWIDTH LIMITATION - A memory system is provided. The system includes a controller that regulates read and write access to one or more FLASH memory devices that are employed for random access memory applications. A buffer component operates in conjunction with the controller to regulate read and write access to the one or more FLASH devices. Wear leveling components along with read and write processing components are provided to facilitate efficient operations of the FLASH memory devices. | 08-06-2009 |
20130067153 | HARDWARE BASED WEAR LEVELING MECHANISM - A memory system is provided. The system includes a controller that regulates read and write access to one or more FLASH memory devices that are employed for random access memory applications. A buffer component operates in conjunction with the controller to regulate read and write access to the one or more FLASH devices. Wear leveling components along with read and write processing components are provided to facilitate efficient operations of the FLASH memory devices. | 03-14-2013 |
20130124789 | PARTIAL ALLOCATE PAGING MECHANISM - A memory system is provided. The system includes a controller that regulates read and write access to one or more FLASH memory devices that are employed for random access memory applications. A buffer component operates in conjunction with the controller to regulate read and write access to the one or more FLASH devices. Wear leveling components along with read and write processing components are provided to facilitate efficient operations of the FLASH memory devices. | 05-16-2013 |
20140244914 | MITIGATE FLASH WRITE LATENCY AND BANDWIDTH LIMITATION - A method of operating a memory system is provided. The method includes a controller that regulates read and write access to one or more FLASH memory devices that are employed for random access memory applications. A buffer component operates in conjunction with the controller to regulate read and write access to the one or more FLASH devices. Wear leveling components along with read and write processing components are provided to facilitate efficient operations of the FLASH memory devices. | 08-28-2014 |
Tzung Ren Tzeng, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20140040552 | MULTI-CORE COMPUTE CACHE COHERENCY WITH A RELEASE CONSISTENCY MEMORY ORDERING MODEL - A method includes storing, with a first programmable processor, shared variable data to cache lines of a first cache of the first processor. The method further includes executing, with the first programmable processor, a store-with-release operation, executing, with a second programmable processor, a load-with-acquire operation, and loading, with the second programmable processor, the value of the shared variable data from a cache of the second programmable processor. | 02-06-2014 |
Tzung Ren Tzeng, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20140258586 | METHODS AND SYSTEMS FOR REDUCING THE AMOUNT OF TIME AND COMPUTING RESOURCES THAT ARE REQUIRED TO PERFORM A HARDWARE TABLE WALK (HWTW) - A computer system and a method are provided that reduce the amount of time and computing resources that are required to perform a hardware table walk (HWTW) in the event that a translation lookaside buffer (TLB) miss occurs. If a TLB miss occurs when performing a stage 2 (S2) HWTW to find the PA at which a stage 1 (S1) page table is stored, the MMU uses the IPA to predict the corresponding PA, thereby avoiding the need to perform any of the S2 table lookups. This greatly reduces the number of lookups that need to be performed when performing these types of HWTW read transactions, which greatly reduces processing overhead and performance penalties associated with performing these types of transactions. | 09-11-2014 |
20140258663 | METHOD AND APPARATUS FOR PREVENTING UNAUTHORIZED ACCESS TO CONTENTS OF A REGISTER UNDER CERTAIN CONDITIONS WHEN PERFORMING A HARDWARE TABLE WALK (HWTW) - A security apparatus and method are provided for performing a security algorithm that prevents unauthorized access to contents of a physical address (PA) that have been loaded into a storage element of the computer system as a result of performing a prediction algorithm during a hardware table walk that uses a predictor to predict a PA based on a virtual address (VA). When the predictor is enabled, it might be possible for a person with knowledge of the system to configure the predictor to cause contents stored at a PA of a secure portion of the main memory to be loaded into a register in the TLB. In this way, a person who should not have access to contents stored in secure portions of the main memory could indirectly gain unauthorized access to those contents. The apparatus and method prevent such unauthorized access to the contents by masking the contents under certain conditions. | 09-11-2014 |
Yan-Ziun Tzeng, Monterey Park, CA US
Patent application number | Description | Published |
---|---|---|
20150111705 | ALTERNATIVELY SLIDABLE AND STATIONARY PLATFORM - A portable platform is disclosed that may be switched from a sliding mode to a stationary mode and back again by retracting or extending pads from the underside of the device. The embodiments may be used for a variety of purposes, including moving heavy objects, and performing fitness routines. | 04-23-2015 |