Tsai, Hsinchu County
Chang-Dar Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110262776 | PERPENDICULAR MAGNETIC RECORDING MEDIUM WITH NON-AFC SOFT MAGNETIC UNDERLAYER STRUCTURE - A perpendicular magnetic recording medium is disclosed. The perpendicular magnetic recording medium includes a substrate; an intermediate layer disposed on the substrate; at least one soft underlayer (SUL) disposed between the substrate and the intermediate layer, wherein the soft underlayer contacts the intermediate layer and the substrate; and a magnetic recording layer disposed on the intermediate layer. | 10-27-2011 |
Chang-Lan Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110159882 | PILOT SELECTION METHOD, WIRELESS COMMUNICATION SYSTEM AND BASE STATION THEREOF - A pilot selection method adapted for selecting rank-2 pilot patterns for a macrocell advanced base station (ABS), a femtocell ABS and a non-macrocell and non-femtocell ABS is proposed along with a wireless communication system and a base station thereof. Different rank-2 pilot pattern is selected for a femtocell ABS from its overlay macrocell ABS and non-macrocell and non-femtocell ABS rank-2 pilot patterns. Another pilot selection method for selecting a rank-1 pilot pattern for a femtocell ABS co-located with at least a macrocell ABS is also proposed. Different rank-1 pilot pattern is selected for a femtocell ABS from its overlay macrocell ABSs using rank-1 and/or rank-2 pilot patterns, where some of the macrocell ABSs can use rank-2 pilot patterns and the rest of the macrocell ABSs just use rank-1 pilot patterns. Also, different rank-1 pilot pattern is selected for the femtocell ABS from its neighboring femtocell ABSs using rank-1 pilot patterns. | 06-30-2011 |
Chang-Tien Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120248606 | INTEGRATED CIRCUIT DEVICE - An integrated circuit device including a substrate, a first internal bonding pad, a second internal bonding pad, an external bonding pad and a bonding wire is provided. A first circuit, a second circuit, at least one interconnect line and an electrostatic discharge protection circuit are embedded in the substrate. The first internal bonding pad is disposed on a surface of the substrate and electrically connected to the first circuit. The second internal bonding pad is disposed on the surface of the substrate and electrically connected to the second circuit. The first internal bonding pad is electrically connected to the second internal bonding pad via the bonding wire. The first internal bonding pad is electrically connected to the electrostatic discharge protection circuit via the interconnect line. The electrostatic discharge protection circuit is electrically connected to the external bonding pad which is used for electrically connecting an external package lead. | 10-04-2012 |
20140048935 | INTEGRATED CIRCUIT DEVICE - An integrated circuit device including a substrate, a first internal bonding pad, a second internal bonding pad, an external bonding pad and a bonding wire is provided. A first circuit and a second circuit are embedded in the substrate. The first internal bonding pad is disposed on a surface of the substrate and electrically coupled to the first circuit. The second internal bonding pad is disposed on the surface of the substrate and electrically coupled to the second circuit. The second internal bonding pad is electrically coupled to the first internal bonding pad via the bonding wire. The external bonding pad is electrically coupled to the first internal bonding pad. | 02-20-2014 |
Chao-Tsung Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20100123804 | EMOTION-BASED IMAGE PROCESSING APPARATUS AND IMAGE PROCESSING METHOD - An emotion-based image processing apparatus includes a shutter button for producing a first and a second control signal respectively according to different pressed stages, an image capturing unit for sensing an image data and sending an expression analysis instruction when it receives the first control signal and capturing the image data when it receives the second control signal, an expression database for storing expression feature information and corresponding image processing procedures, an expression analysis unit for receiving an expression analysis instruction to recognize face features in the image data and determine the expression feature information corresponding to the face features, and an image processing unit for performing the image processing procedures according to the determined expression feature information to process the image data captured by the image capturing unit. | 05-20-2010 |
Cheng Lung Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20100208598 | METHOD AND APPARATUS FOR SCANNING CHANNELS IN WIRELESS LOCAL AREA NETWORK - Instead of scanning all the channels at once, the present method separates a channel scanning procedure into multiple channel scanning operations. The method reduces a data loss rate during the operation by returning to the operating channel an associated access point operates on in accordance with a return period for transceiving blocked packets. | 08-19-2010 |
20100302981 | METHOD AND APPARATUS FOR ROAMING IN A WIRELESS NETWORK - An apparatus for roaming in a wireless network updates received signal strength indication (RSSI) values in accordance with all types of frames forwarded from the access point with which the apparatus associates. In addition, the apparatus actively forwards null frames to the access point with which the apparatus associates and updates RSSI values in accordance with acknowledgement frames forwarded from the access point. | 12-02-2010 |
Cheng-Nan Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120120024 | TOUCH SYSTEM AND OPTICAL TOUCH SYSTEM WITH POWER-SAVING MECHANISM - A touch system and an optical touch system with a power-saving mechanism are presented. The touch system includes a sensing module and a processing module electrically connected to the sensing module; the optical touch system includes an optical sensing module and a processing module electrically connected to the optical sensing module. The processing module modulates a working frequency and/or a working voltage of the processing module according to a touch point count on a touch region, a preset function of the processing module, and/or an imaging count detected by the optical sensing module, so as to decrease a power consumption of the processing module. An electronic device equipped with such system may not only dynamically adjust the working frequency and/or the working voltage of the processing module, but also can determine a working frequency and/or a working voltage satisfying a report rate through an input of the system. | 05-17-2012 |
Cheng Tao Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20090169094 | SYSTEM AND METHOD FOR INSPECTING CHIPS IN A TRAY - A system for inspecting chips in a tray comprises a three-dimensional sensor, a focus computing unit, an image sensor and a focusing device. The three-dimensional sensor is used to obtain the height signals of surfaces of the chips. The focus computing unit calculates the focusing positions of chips. The surface inspection sensor is used to inspect the surfaces of the chips. The focusing device is used to bring the images of the surfaces of the chips into the focus of the image sensor. | 07-02-2009 |
20090214326 | SYSTEM AND METHOD FOR INSPECTING CHIPS IN A TRAY AND TRAY HANDLING APPARATUS THEREOF - A tray handling apparatus comprises a plurality of guides, a chuck device, a linear movement device, and a rack and pinion device. A space defined by the erected guides is used to hold a tray stack. The chuck of the chuck device is located at the center position of the bottom area of the space. The linear movement device is used to move the chuck relative to the guides. The rack and pinion device is used to cause the guides to move symmetrically. When an operator moves any one of the guides, the other guides move symmetrically and the center of the bottom area of the space surrounded by the guides remains at the same location during the movement of the guides. The operator does not need to adjust the position of the chuck if the positions of the guides are changed. | 08-27-2009 |
20100063619 | SYSTEM AND METHOD FOR INSPECTION OF CHIPS ON TRAY - A system for inspection of chips on a tray comprises an unloading arm device, a first support platform, and a plurality of first tray-handling apparatuses. The first support platform is disposed adjacent to the unloading arm device, movable along a first direction. The plurality of first tray-handling apparatuses are arrayed along the first direction on the first support platform. Each of the plurality of first tray-handling apparatuses provides a particular size of tray for inspection, different from the size of tray provided by other first tray-handling apparatuses, wherein the first platform is configured to move a desired one of the plurality of first tray handling apparatuses before the unloading arm device. | 03-11-2010 |
20100166535 | SYSTEM AND METHOD FOR SEPARATING DEFECTIVE DIES FROM WAFER - A system separating defective dies from a wafer comprises a film frame platform and a pick-and-place device. The film frame platform comprises a support table assembly configured for supporting a film frame assembly and a platform surface configured to receive the placement of bins thereupon. The pick-and-place device is configured for moving in a linear manner between the support table assembly and the platform surface. | 07-01-2010 |
Cheng Tso Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120124066 | SECS COMMUNICATION DEVICE AND SECS COMMUNICATION METHOD THEREOF - A SECS communication device and a SECS communication method thereof are presented. The SECS communication device includes a SECS-II message communication part, a translation part, and an information storage device access part, and further includes at least one set of data structure files and a message format file for defining a message content and a message format of a SECS-II message. The translation part decodes the SECS-II message into data in various information storage formats of an information storage device according to the data structure file and the message format file, and encodes the data in various information storage formats of the information storage device into the SECS-II message, so as to enable message exchange between an EAP and the information storage device through the SECS communication device. By applying the SECS communication method, cost of program development is reduced, and meanwhile, high system stability and industrial efficiency are achieved. | 05-17-2012 |
Cheng-Yang Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110234203 | VOLTAGE DETECTION CIRCUIT AND METHOD THEREOF - A voltage detection circuit comprises a plurality of even-number voltage detection nodes, at least one odd-number voltage detection node, a voltage differential generation circuit, a selection circuit and a computing circuit. The selection circuit is for controlling the coupling relationship between the voltage differential generation circuit and the even and odd-number voltage detection nodes, so that the voltage differential generation circuit generates a voltage differential between the nodes. The computing circuit knows a voltage of a first even-number voltage detection node being as a reference voltage or obtains the voltage of the first even-number voltage detection node on the basis of the reference voltage, and respectively obtains a voltage of the nodes on the basis of the voltage differential between two adjacent nodes and the obtained voltage of a first even-number voltage detection node. | 09-29-2011 |
Chen-Hua Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20090068810 | METHOD OF FABRICATION OF METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR - A method of fabrication of a metal oxide semiconductor field effect transistor includes first providing a substrate on which a gate structure is formed. Afterwards, a portion of the substrate is removed to form a first recess in the substrate at both ends of the gate structure. Additionally, a source/drain extension layer is deposited in the first recess and a number of spacers are formed at both ends of the gate structure. Subsequently, a portion of the source/drain extension and the substrate are removed to form a second recess in the source/drain extension and a portion of the substrate outside of the spacer. In addition, a source/drain layer is deposited in the second recess. Because the source/drain extension and the source/drain layer have specific materials and structures, short channel effect is improved and the efficiency of the metal oxide semiconductor field effect transistor is improved. | 03-12-2009 |
20110097859 | METHOD OF FABRICATING CMOS TRANSISTOR - A method of fabricating a CMOS transistor includes forming strained channels by re-crystallized amorphous polysilicon with the tensile film or the compressive film during annealing. C or Ge ions are optionally used to form solid-phase epitaxy to amplify the stress in the strained channel. Therefore, the charge carrier mobility in a CMOS transistor is improved. | 04-28-2011 |
20120083090 | Method of fabricating an NMOS transistor - A SiC region and a source/drain region are formed such that the SiC region includes a first portion overlapping the source/drain region and a second portion protruding from the source/drain region to a position beneath the LDD region. The concentration of crystalline SiC in the second portion is higher than the concentration of crystalline SiC in the first portion. The SiC region may be formed through a normal implantation before the second spacer is formed, or the SiC region may be formed through a tilt implantation or deposition epitaxially in a recess having a sigma-shape like sidewall after the second spacer is formed. | 04-05-2012 |
20120199849 | METHOD OF FABRICATION OF METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR - A method of fabrication of a metal oxide semiconductor field effect transistor includes first providing a substrate on which a gate structure is formed. Afterwards, a portion of the substrate is removed to form a first recess in the substrate at both ends of the gate structure. Additionally, a source/drain extension layer is deposited in the first recess and a number of spacers are formed at both ends of the gate structure. Subsequently, a portion of the source/drain extension and the substrate are removed to form a second recess in the source/drain extension and a portion of the substrate outside of the spacer. In addition, a source/drain layer is deposited in the second recess. Because the source/drain extension and the source/drain layer have specific materials and structures, short channel effect is improved and the efficiency of the metal oxide semiconductor field effect transistor is improved. | 08-09-2012 |
20120199888 | FIN FIELD-EFFECT TRANSISTOR STRUCTURE - A fin field-effect transistor structure includes a silicon substrate, a fin channel, a gate insulator layer and a gate conductor layer. The fin channel is formed on a surface of the silicon substrate, wherein the fin channel has at least one slant surface. The gate insulator layer formed on the slant surface of the fin channel. The gate conductor layer formed on the gate insulator layer. | 08-09-2012 |
20120241868 | METAL-GATE CMOS DEVICE - A method for fabricating a metal-gate CMOS device. A substrate having thereon a first region and a second region is provided. A first dummy gate structure and a second dummy gate structure are formed within the first region and the second region respectively. A first LDD is formed on either side of the first dummy gate structure and a second LDD is formed on either side of the second dummy gate structure. A first spacer is formed on a sidewall of the first dummy gate structure and a second spacer is formed on a sidewall of the second dummy gate structure. A first embedded epitaxial layer is then formed in the substrate adjacent to the first dummy gate structure. The first region is masked with a seal layer. Thereafter, a second embedded epitaxial layer is formed in the substrate adjacent to the second dummy gate structure. | 09-27-2012 |
20120295187 | DUMMY PATTERNS AND METHOD FOR GENERATING DUMMY PATTERNS - A method for generating dummy patterns includes providing a layout region having a layout pattern with a first density, inserting a plurality of first dummy patterns with a second density corresponding to the first density in the layout pattern, dividing the layout region into a plurality of sub-regions with a third density, adjusting a size of the first dummy pattern according to a difference between the second density and the third density, and outputting the layout pattern and the first dummy patterns on a photomask. | 11-22-2012 |
20120299099 | FINFET TRANSISTOR STRUCTURE AND METHOD FOR MAKING THE SAME - A FINFET transistor structure includes a substrate, a fin structure, an insulating layer and a gate structure. The fin structure is disposed on the substrate and directly connected to the substrate. Besides, the fin structure includes a fin conductive layer and a bottle neck. The insulating layer covers the substrate and has a protruding side which is formed by partially surrounding the bottle neck of the fin structure, and a bottom side in direct contact with the substrate so that the protruding side extend to and under the fin structure. The gate structure partially surrounds the fin structure. | 11-29-2012 |
20120309199 | MANUFACTURING METHOD FOR DUAL DAMASCENE STRUCTURE - A manufacturing method for a dual damascene structure first includes providing a substrate having at least a dielectric layer, a first hard mask layer, a first cap layer, a second hard mask layer, and a second cap layer sequentially formed thereon, performing a first double patterning process to form a plurality of first trench openings and second trench openings in the second cap layer and the second hard mask, and the first layer being exposed in bottoms of the first trench openings and the second trench openings, performing a second double patterning process to form a plurality of first via openings and second via openings in the first cap layer and the first hard mask layer, and transferring the first trench openings, the second trench openings, the first via openings, and the second via openings to the dielectric layer to form a plurality of dual damascene openings. | 12-06-2012 |
20130043506 | Fin-FET and Method of Forming the Same - A method of forming a Fin-FET is provided. A substrate is provided, then a mask layer is formed thereabove. A first trench is formed in the substrate and the mask layer. A semiconductor layer is formed in the first trench. Next, the mask layer is removed such that the semi-conductive layer becomes a fin structure embedded in the substrate and protruded above the substrate. Finally, a gate layer is formed on the fin structure. | 02-21-2013 |
20130052781 | Method of Forming Non-planar FET - A method of forming a Non-planar FET is provided. A substrate is provided. An active region and a peripheral region are defined on the substrate. A plurality of VSTI is formed in the active region of the substrate. A part of each VSTI is removed to expose a part of sidewall of the substrate. Then, a conductor layer is formed on the substrate which is then patterned to form a planar FET gate in the peripheral region and a Non-planar FET gate in the active region simultaneously. Last, a source/drain region is formed on two sides of the Non-planar FET gate. | 02-28-2013 |
20130157178 | METHOD FOR CORRECTING LAYOUT PATTERN AND METHOD FOR MANUFACTURING PHOTOMASK - A method for correcting a layout pattern includes the following steps. A first layout pattern, a second layout pattern, and a mis-alignment value are provided. The first layout pattern includes a first conducting line pattern, and the second layout pattern includes at least one contact via pattern. The contact via pattern at least partially overlaps the first conducting line pattern. The layout pattern is verified whether spacing between the contact via pattern and the first conducting line pattern is smaller than the mis-alignment value by a computing system. A first modified contact via pattern is then obtained by expanding the contact via pattern along a direction away from the spacing smaller than the mis-alignment value. | 06-20-2013 |
20130234292 | THIN FILM RESISTOR STRUCTURE - A thin film resistor structure includes a substrate, a flat bottom ILD (inter layer dielectric) disposed on the substrate, a plurality of first contacts disposed in the bottom ILD, and each top surface of the first contacts is on the same level as a top surface of the bottom ILD; a flat top ILD disposed on the bottom ILD, a plurality of second contacts disposed in the top ILD, and each top surface of the second contacts is on the same level as a top surface of the top ILD, and a thin film resistor disposed between the bottom ILD and the top ILD. | 09-12-2013 |
20130241001 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME - A method for fabricating a semiconductor device is described. A substrate having thereon a polysilicon resistor is provided. A dielectric layer is formed over the substrate covering the polysilicon resistor. The dielectric layer is etched to form a contact opening over the polysilicon resistor, with overetching into the polysilicon resistor. A metal silicide layer is formed on the polysilicon resistor in the contact opening. A metal material is filled in the contact opening. A portion of the dielectric layer, the metal material, and a portion of the polysilicon resistor are removed to expose the metal silicide layer. A metal contact is formed over the metal silicide layer. | 09-19-2013 |
20130252387 | METAL-GATE CMOS DEVICE AND FABRICATION METHOD THEREOF - A method for fabricating a metal-gate CMOS device. A substrate having thereon a first region and a second region is provided. A first dummy gate structure and a second dummy gate structure are formed within the first region and the second region respectively. A first LDD is formed on either side of the first dummy gate structure and a second LDD is formed on either side of the second dummy gate structure. A first spacer is formed on a sidewall of the first dummy gate structure and a second spacer is formed on a sidewall of the second dummy gate structure. A first embedded epitaxial layer is then formed in the substrate adjacent to the first dummy gate structure. The first region is masked with a seal layer. Thereafter, a second embedded epitaxial layer is formed in the substrate adjacent to the second dummy gate structure. | 09-26-2013 |
20140042636 | DUMMY PATTERNS AND METHOD FOR GENERATING DUMMY PATTERNS - A method for generating dummy patterns includes providing a layout region having a layout pattern with a first density, inserting a plurality of first dummy patterns with a second density corresponding to the first density in the layout pattern, dividing the layout region into a plurality of sub-regions with a third density, adjusting a size of the first dummy pattern according to a difference between the second density and the third density, and outputting the layout pattern and the first dummy patterns on a photomask. | 02-13-2014 |
20140042640 | DUMMY PATTERNS AND METHOD FOR GENERATING DUMMY PATTERNS - A semiconductor layout pattern includes a device layout pattern, a plurality of rectangular first dummy patterns having a first size, a plurality of rectangular second dummy patterns having varied second sizes, and a plurality of first via dummy patterns smaller than the second dummy patterns and arranged in a spatial range within the second dummy patterns. | 02-13-2014 |
20140252482 | FINFET TRANSISTOR STRUCTURE AND METHOD FOR MAKING THE SAME - A FINFET transistor structure includes a substrate including a fin structure. Two combined recesses embedded within the substrate, wherein each of the combined recesses includes a first recess extending in a vertical direction and a second recess extending in a lateral direction, the second recess has a protruding side extending to and under the fin structure. Two filling layers respectively fill in the combined recesses. A gate structure crosses the fin structure. | 09-11-2014 |
Chien-Wen Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20130229365 | TOUCHPAD STRUCTURE AND MANUFACTURING METHOD THEREOF - A touchpad structure includes a substrate, a shielding layer and a sensing layer. The shielding layer fully covers a first surface of the substrate. By using a circuit forming process to form the sensing layer on the shielding layer so as to make the shielding layer sandwiched between the substrate and the sensing layer, the structural thickness and the manufacturing processes of the overall touchpad structure can be significantly reduced. | 09-05-2013 |
Chih-Chung Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120091812 | POWER SWITCHING DEVICE - A power switching device including a rectifier circuit and a control circuit is provided. A first terminal of the rectifier circuit receives an external voltage source and a second terminal of the rectifier circuit is electrically connected to a node. The control circuit is electrically connected between the node and a battery. Furthermore, during a power supply mode, the control circuit provides a power supply path, so that the battery provides a battery current to the node. Besides, the control circuit detects the battery current and determines whether or not to switch to a normal mode from the power supply mode according to the detection result. | 04-19-2012 |
Chuen-Jinn Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20090314162 | WET ELECTROSTATIC PRECIPITATOR WITH CONDENSATION-GROWTH CHAMBER - A wet electrostatic precipitator is disclosed to include a condensation-growth chamber, a precipitation chamber connecting with the condensation-growth chamber, three dual-sleeve members mounted in the precipitation chamber, three discharge electrodes connecting with the dual-sleeve members, two insulating members covering on the inner surface of the precipitation chamber, and two ground electrodes mounted on the outside of the precipitation chamber. Thus, a uniform water film is formed on the surface of the insulating members to wash away the particles from waste gas. The condensation-growth chamber is provided for the particles to grow therein and thereby enhances the collection efficiency. The insulating member acts as a shield between the discharge electrodes and the ground electrodes and thereby avoids a short circuit or sparks. | 12-24-2009 |
20100116476 | TUBE BUNDLE HEAT EXCHANGER OF CONSTANT TEMPERATURE GRADIENT FOR THERMOPHORETIC DEPOSITION OF AEROSOL PARTICLES - This invention is a tube bundle heat exchanger for thermophoretic deposition of aerosol particles. It has a housing with an internal chamber, and several cold and hot tubes. The cold and hot tubes are arranged in a staggered manner in the internal chamber of the housing. Low and high temperature fluids flow inside the cold and hot tubes, respectively. When the exhaust gas passes through the chamber, temperature gradient between the cold and hot tubes causes aerosol particles suspended in the exhaust gas to deposit on the surface of cold tubes to achieve the treatment of exhaust gas. Staggered arrangement of cold and hot tubes can maintain nearly constant temperature gradient in the direction of the gas flow thereby enhances the overall removal efficiency of particles. | 05-13-2010 |
20110056375 | Wet electrostatic precipitator with pulse jet for cleaning discharge wires - A wet electrostatic precipitator (ESP) is disclosed to have a housing, several discharge wires, two roughened collection electrodes coated with TiO | 03-10-2011 |
20110057335 | Wetted wall venturi scrubber with a 2-stage venturi throat - A venturi scrubber which avoids clogging in the throat by dust particles is developed. The scrubber includes a venturi tube, two scrubbing fluid conduits and a storage tank. The venturi tube has a converging section, a diverging section and a throat section which is connected between the converging section and the diverging section. The scrubbing fluid conduit has a top end connected with the bottom end of the converging section of the venturi tube, and a bottom end extending into the storage tank. Thereby, scrubbing fluid can be guided directly into the storage tank without passing through the throat section. As a result, the clogging of dust particles on the converging section of the venturi throat can be minimized and the abnormal increase in the pressure drop of the air flow through the throat can also be avoided. | 03-10-2011 |
20110090611 | Particle charger with sheath air flow for enhancing charging efficiency - A particle charger with sheath air flow for enhancing charging efficiency includes a housing and a discharge wire. The housing has a charging chamber for accommodating the discharge wire, a particle inlet, a sheath air inlet, an outlet and an accelerating channel. A clean sheath air is guided through the sheath air inlet into the charging chamber to surround charged particles, reducing deposition of charged particles on the inside wall of the housing. A relatively small annular gap of accelerating channel accelerates the charged particles to exit the particle charger, and therefore minimized the particle electrostatic loss due to depositing on the inner surface of the housing. Additionally, uncharged particles approach the discharge wire axially, and charged particles move away radially. It is helpful for the charged particles to diffuse rapidly and uniformly, thereby enhancing the charging efficiency. | 04-21-2011 |
20110209528 | Nozzle plate containing multiple micro-orifices for cascade impactor and method for manufacturing the same - A nozzle plate containing multiple micro-orifices for the cascade impactor and a method for manufacturing the same are disclosed. The nozzle plate is formed by a series of semiconductor processes, including lithography, etching and electroplating. The nozzle plate comprises a plate body and a plurality of micro-orifices formed on the plate body. The orifice has a diameter which gradually expands in the direction away from the bottom of the plate body to achieve a smooth inner surface, allowing particles to pass therethrough smoothly without being clogged in the nozzle plate. | 09-01-2011 |
20130036837 | MULTI-FILTER PM 10-PM 2.5 SAMPLER - A multi-filter PM 10-PM 2.5 sampler which enable the simultaneous collection of four PM 10 and four PM 2.5 samples is disclosed. The sampler is provided with a PM 10 impactor to remove coarse particles and operates at 33.4 L/min. After the PM 10 impactor, the aerosol flow is divided by half by a branch pipe. Half of the flow is directed into four PM 10 cassettes, while the other half is directed into four PM 2.5 cassettes after the aerosols are further classified by a PM 2.5 impactor. To ensure the aerosol flow uniformly passes through each of the four PM 10 or four PM 2.5 cassettes, an orifice plate is assembled behind each of the filter cassettes to increase the pressure drop, such that the flow rates of eight sampling lines are nearly equal. | 02-14-2013 |
20140027406 | METHOD FOR MANUFACTURING A NOZZLE PLATE CONTAINING MULTIPLE MICRO-ORIFICES FOR CASCADE IMPACTOR - A nozzle plate containing multiple micro-orifices for the cascade impactor and a method for manufacturing the same are disclosed. The nozzle plate is formed by a series of semiconductor processes, including lithography, etching and electroplating. The nozzle plate comprises a plate body and a plurality of micro-orifices formed on the plate body. The orifice has a diameter which gradually expands in the direction away from the bottom of the plate body to achieve a smooth inner surface, allowing particles to pass therethrough smoothly without being clogged in the nozzle plate. | 01-30-2014 |
Chun-An Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110057293 | METAL-OXIDE-METAL CAPACITOR HAVING LOW PARASITIC CAPACITOR - A metal-oxide-metal capacitor including a first metal layer of negative electric charge, a second metal layer of the negative electric charge, and at least a third metal layer formed between the first metal layer and the second metal layer, each of the at least a third metal layer including a plurality of first stripes of the negative electric charge and a plurality of second stripes of positive electric charge, wherein one of the plurality of first stripes is at a side of the third metal layer. | 03-10-2011 |
20110199245 | MULTI-CHANNEL ANALOG DIGITAL CONVERSION CIRCUIT AND ANALOG DIGITAL CONVERSION METHOD THEREOF - A multi-channel analog digital conversion circuit includes a plurality of sampling circuits for sampling and buffering a plurality of analog input signals, a single output circuit coupled to the sampling circuits and shared by the sampling circuits and a single analog digital conversion core coupled to the output circuit and shared by the sampling circuits. | 08-18-2011 |
20120326769 | ARCHITECTURE AND METHOD FOR SUPPORTING ZIF OR LIF/IF SYSTEMS - Architecture for supporting ZIF or LIF/IF systems includes 4N pins, 2N ADCs, a determination unit and a processing unit, N being a positive integer. The 2N ADCs include a y-th ADC for converting a differential analog signal received by a (2y−1)-th pin and a 2y-th pin into a y-th digital signal, y being positive integers ranging from 1 to 2N. The determination unit determines whether the digital signals are ZIF signals, LIF signals or IF signals. The processing unit performs an ZIF system processing on the ZIF signals, performs a LIF system processing on the LIF signals, and performs an IF system processing on the IF signals. | 12-27-2012 |
20130181855 | ANALOG-TO-DIGITAL CONVERTING CIRCUIT AND ANALOG-TO-DIGITAL CONVERTING METHOD - An analog-to-digital converting circuit includes a reference circuit and an analog-to-digital converter (ADC). The reference circuit provides a base voltage, which has one end grounded. The ADC receives an analog input signal and a base voltage signal. The ADC includes a first DC buffer and an ADC core unit. The first DC buffer internally receives an offset voltage signal and a data voltage signal to be digitized, and outputs two converting control signals. The ADC core unit receives the two converting control signals from the first DC buffer and an ADC input range voltage signal, and outputs a digital code. All of the offset voltage signal and the data voltage signal and the ADC input range voltage signal have been added with the base voltage signal. | 07-18-2013 |
Chung-Ching Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20100007678 | HANDHELD ELECTRICAL COMMUNICATION DEVICE AND IMAGE PROCESSING METHOD THEREOF - A handheld electrical communication device includes an image sensing unit, an image signal processing unit, a storage unit, a display unit and a baseband processing unit. The image sensing unit generates an original image frame. The image signal processing unit adjusts the original image frame to be an adjusted image frame, scales the adjusted image frame to be a scaled image frame, and compresses the adjusted image frame into compressed image data. The storage unit stores the compressed image data. The baseband processing unit reads and outputs the compressed image data from the storage unit to the image signal processing unit. The image signal processing unit decompresses the compressed image data to be the adjusted image frame, scales the adjusted image frame to be the scaled image frame and outputs the scaled image frame to the baseband processing unit. The scaled image frame is displayed on the display unit. | 01-14-2010 |
20100014006 | HAND-HELD ELECTRICAL COMMUNICATION DEVICE AND IMAGE PROCESSING METHOD THEREOF - A hand-held electrical communication device including an image sensing unit, a mobile TV receiver, an image signal processing unit, a display unit and a baseband processing unit is provided. The image sensing unit generates an original image frame. The mobile TV receiver receives a compressed video data. The image signal processing unit adjusts the original image frame to be an adjusted image frame or decompresses the compressed video data into a video image frame, and respectively scales the adjusted image frame or the video image frame to be a scaled image frame. The baseband processing unit displays the scaled image frame on the display unit. | 01-21-2010 |
20100085354 | MULTI-MEDIA PROCESSOR, HAND-HELD ELECTRICAL COMMUNICATION DEVICE AND IMAGE PROCESSING METHOD THEREOF - A hand-held electrical communication device including a host processor, a multi-media processor and a display unit is provided. The host processor is used for outputting a graphic rendering command. The multi-media processor is used for adjusting an original image frame as an adjusted image frame, processing a dynamic image of the adjusted image frame as a processed dynamic image frame, processing a static image of the adjusted image frame as a processed static image frame, or drawing a graphic frame according to the graphic rendering command. The multi-media processor scales the adjusted image frame, the processed dynamic image frame, the processed static image frame or the graphic frame. The display unit is controlled by the host processor to display the scaled adjusted image frame, the scaled processed dynamic image frame, the scaled processed static image frame or the scaled graphic frame. | 04-08-2010 |
Chun-Liang Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120229307 | LOW POWER WIRELESS SHORT RANGE TRANSMISSION SYSTEM - A wireless short range transmission system comprises a controller, a first oscillator, a transmitter, and an antenna. The transmitter comprises a phase-lock loop frequency synthesizer for receiving a reference signal from the first oscillator and a first modulation signal. The phase-lock loop frequency synthesizer is configured to be turned on by the first modulation signal for generating a carrier signal based on the reference signal. The transmitter further comprises a power amplifier for receiving the carrier signal from the phase-lock loop frequency synthesizer and a second modulation signal. The power amplifier is configured to be turned on/off by the second modulation signal to generate a modulated signal based on the carrier signal. The power amplifier is turned on after the phase-lock loop frequency synthesizer is stabilized and the phase-lock loop frequency synthesizer is turned off with the power amplifier or after the power amplifier has been turned off. | 09-13-2012 |
20120229308 | LOW POWER WIRELESS KEYBOARD - A wireless keyboard comprises a plurality of keys, a transmitter, an antenna and a controller. The plurality of keys comprises a set of first type keys and a set of second type keys. Each of the first type keys is associated with one of a plurality of predetermined functions. The controller is configured to receive a first signal from the plurality of keys indicating at least one of the plurality of keys has been selected; determine if the selected at least one of the plurality of keys is one of the first type keys; and activate the transmitter for transmitting a second signal if the selected at least one of the plurality of keys is one of the first type keys, wherein the second signal carries information corresponding to the one of the plurality of predetermined function associated with the selected at least one of the plurality of keys. | 09-13-2012 |
Chun-Yen Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20130162281 | Probe Card and Fabricating Method Thereof - A probe card includes a circuit board and an integrated circuit (IC) test interface. The IC test interface includes a first probe assembly, disposed on a terminal of the circuit board, and a second probe assembly, disposed on another terminal of the circuit board, wherein the first probe assembly and the second probe assembly are separated to allow being independently assembled to, or disassembled from, the circuit board. Each of the first probe assembly and the second probe assembly includes a probe base, disposed on the circuit board; a plurality of needles, which are cantilever needles; and a covering layer, for covering the plurality of needles, and fixed on a surface of the probe base. | 06-27-2013 |
Chuo-Han Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20100237718 | VOICE COIL MOTOR WITH SURFACE COIL - A voice coil motor with a surface coil includes a set of magnetic sensing elements, a lens carrier physically connected to the set of magnetic sensing elements, a pedestal, and a set of printed circuit boards fixed onto the pedestal. A patterned metal layer is fabricated on the set of printed circuit boards to form the surface coil, a Hall sensor is installed on one of the printed circuit boards and transmits signals (e.g., operation voltages and feedback sensing signals) via traces fabricated on the set of printed circuit boards, so as to achieve simultaneous fabrication of the surface coil and traces, thereby saving space which is conventionally occupied by copper coils. The Hall sensor can sense a variation in a magnetic field resulting from the motion of the set of magnetic sensing elements to determine a motion status of the lens carrier. | 09-23-2010 |
Hsiao-Hua Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110018828 | TOUCH DEVICE, CONTROL METHOD AND CONTROL UNIT FOR MULTI-TOUCH ENVIRONMENT - A touch device for multi-touch environment generates a sensing signal in response to an object touch thereon, generates an event signal according to the sensing signal and a control signal, generates a cursor signal according to coordinate information of each touch point contained in the sensing signal and the event signal, and transmits the cursor signal and the event signal to the multi-touch environment. The cursor signal is used to control a cursor application to show a cursor at a screen for each touch point and changes appearances of the cursors. The cursors clearly inform a user of locations where his/her fingers correspond on the screen. By conducting touch events in the multi-touch environment through the cursors instead of actual fingers, the user can operate the touch device other than a touch screen in a multi-touch manner as operating a multi-touch screen. | 01-27-2011 |
20110022990 | METHOD FOR OPERATION TO A MULTI-TOUCH ENVIRONMENT SCREEN BY USING A TOUCHPAD - A method for operation to a multi-touch environment screen by using a touchpad defines a movable control window on the screen, calculates an inter-window coordinate set of the object mapped from the touchpad to the control window according to an absolute coordinate set of the object on the touchpad and a resolution ratio between the touchpad and the control window when the touchpad is detected being touched, defines a cursor on the screen representative of the object according to the inter-window coordinate set, and changes a coordinate set of the cursor on the screen representative of the object according to a number of the object on the touchpad and movement thereof. This method allows a user to intuitively operate the screen by using the touchpad. | 01-27-2011 |
Hsi Ming Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120322281 | FLIP-COVERED PORTABLE MEMORY STORAGE DEVICE - A portable memory storage device with a miniaturized memory storage assembly package with electrical contacts that further includes a casing, the casing holding the memory package and having a first end portion, a cover, the cover being rotatable about the first end portion of the casing, and at least a plug for engaging the cover and the casing and being fitted about the first end portion of the casing. When the cover is rotated about the first end portion of the casing to selectively cover or expose the electrical contacts, the plug rotates about the first end portion with the cover. Further, the first end portion includes a groove on an interior side surface, and when the cover is at a first locked state, a projection of the plug abuts against a side of the groove. The electrical contacts can be formed in accordance with the USB Specification. | 12-20-2012 |
Hsin-Yun Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20090290273 | LIGHT-EMITTING DIODE PACKAGE HAVING ELECTROSTATIC DISCHARGE PROTECTION FUNCTION AND METHOD OF FABRICATING THE SAME - A light-emitting diode (LED) package having electrostatic discharge (ESD) protection function and a method of fabricating the same adopt a composite substrate to prepare an embedded diode and an LED, and use an insulating layer in the composite substrate to isolate some individual embedded diodes, such that the LED device has the ESD protection. | 11-26-2009 |
20130176748 | MODULARIZED SERVER - A modularized illuminating device includes a retaining base, a lighting module, and a light guide element. The retaining base includes an elastic positioning unit. The lighting module is removably disposed on the retaining base, and has a sliding groove and a retaining groove. The light guide element is disposed on the retaining base and faces to the lighting module. When the lighting module is installed to the retaining base along a plugging direction, the elastic positioning unit slides from the sliding groove to the retaining groove to retain the lighting module in the retaining base. | 07-11-2013 |
Hu-Chen Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20090026470 | SUPER THIN SIDE-VIEW LIGHT-EMITTING DIODE (LED) PACKAGE AND FABRICATION METHOD THEREOF - A fabrication method of a side-view LED package is provided. A chip carrier is provided. An opaque housing is bonded with the chip carrier. An LED chip electrically connects the chip carrier by performing a chip-bonding process and the opaque housing has a cavity for accommodating the LED chip. A transparent encapsulant is disposed in the cavity wherein the transparent encapsulant has a side-view light output surface uncovered by the opaque housing and light emitted from the LED chip is output via the side-view light output surface. A portion of the opaque housing and a portion of the transparent encapsulant are removed for reducing an overall thickness of the opaque housing such that a top surface of the transparent encapsulant is uncovered by the opaque housing beside the side-view light output surface. An opaque protective layer is formed on the top surface of the transparent encapsulant and the opaque housing. | 01-29-2009 |
20100084683 | LIGHT EMITTING DIODE PACKAGE AND FABRICATING METHOD THEREOF - A light emitting diode (LED) package is provided. The LED package includes a carrier, a package housing, a strength enhancement structure, an ESD protector and an LED chip. The carrier has a first surface and a second surface. The carrier includes a first electrode and a second electrode, wherein a gap is between the first electrode and the second electrode. The package housing is disposed on the carrier and has a first aperture and a second aperture. The first surface is exposed by the first aperture while the second surface is exposed by the second aperture. The strength enhancement structure is disposed at the gap. The ESD protector is disposed on the carrier and located within the second aperture. The LED chip is disposed on the carrier and located within the first aperture, wherein the ESD protector and the LED chip is electrically connected to the carrier. | 04-08-2010 |
Hui-Shan Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120228652 | LED LAMP AND MANUFACTURING METHOD THEREOF - An LED lamp (Light Emitting Diode) manufacturing method is disclosed. The method includes the steps as following. First, a fluorescent powder and a translucent plastic are mixed to be a mixed material, and the ratio of the fluorescent powder and the translucent plastic is below 80:100. Second, the mixed material is applied to form a lamp shell by the injection molding technology. Third, at least one LED is arranged at the center of the bottom of the lamp shell. | 09-13-2012 |
Hung-Yin Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110032386 | IMAGE CAPTURING SYSTEM AND SENSING MODULE - An image capturing system and a sensing module are provided. The image capturing system includes a lens module, an image sensing element, and an adjustment element. The lens module is used for converging light of an object to an imaging surface. The image sensing element has a receiving surface for receiving the light of the object to form an image. The adjustment element is connected to the image sensing element and used for adjusting a curvature value of the receiving surface, so that the receiving surface matches the imaging surface. | 02-10-2011 |
20110046838 | AUTOMATIC SEARCH SYSTEM AND METHOD - An automatic search system and a method for assisting a mobile apparatus to search for a matching device are provided. The automatic search method includes the following steps. First, N sets of consecutive images are captured at N time points respectively when the mobile apparatus moves along a first direction. The N is a positive integer greater than 1. Next, the N sets of consecutive images are received, and several image features of the N sets of images are compared, so as to determine accordingly whether the matching device exists in the first direction. If it is determined that the matching device exists, a route signal and an adjustment signal are generated. Next, according to the route signal, the mobile apparatus is controlled to move to an adjacent position of the matching device. Also, according to the adjustment signal, the mobile apparatus is controlled to be combined with the matching device. | 02-24-2011 |
20120007285 | MOLD MAKING SYSTEM AND MOLD MAKING METHOD - A mold making system for surface patterning of a roller mold is provided. The roller mold includes a transparent hollow roller and a polymer layer disposed at an outer surface of the transparent hollow roller. The mold making system includes a laser generation device, an optical path changing device, and a control device connected to the optical path changing device. The laser generation device is used for generating an ultrafast laser. The optical path changing device is disposed at an inner space of the transparent hollow roller to receive the ultrafast laser. The control device controls the optical path changing device to guide the ultrafast laser to pass through the transparent hollow roller and to be focused at a focus position in the polymer layer. | 01-12-2012 |
Jen-Fu Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110296095 | DATA MOVEMENT ENGINE AND MEMORY CONTROL METHODS THEREOF - A data movement engine (DME) for an electronic device is disclosed. The DME has an address generating module and a direct memory access (DMA) module. When the memory is switched to a lower power consumption state, a refresh area of a memory of the electronic device is refreshed and a non-refresh area of the memory is not refreshed. The address generating module obtains at least one source address of data in the non-refresh area, and generates at least one destination address for moving data from the non-refresh area to the refresh area and thereby a source-to-destination mapping table is generated. The DMA module performs a first data movement to move data from the non-refresh area to the refresh area according to the source-to-destination mapping table and independently of a microprocessor of the electronic device. | 12-01-2011 |
Jiann-Jong Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20080240593 | METHOD FOR ACCESSING IMAGE DATA AND METHOD FOR ACCESSING YUV420 IMAGE DATA - A method for accessing image data and a method for accessing YUV420 image data are disclosed. The method for accessing image data uses two different approaches to a buffer for accessing the JPEG image data, so that the method can achieve instant JPEG image data compression with only one buffer. | 10-02-2008 |
20090282219 | METHOD FOR REDUCING PIN COUNTS AND MICROPROCESSOR USING THE SAME - The present invention relates to a microprocessor with reduced pin counts. The microprocessor transmits a higher bit address, a lower bit address and data via a common port so that a pin for transmitting the higher bit address is omitted. In an embodiment of the present invention, a new higher bit address latching signal is added in order to latch the higher bit address so that an original lower bit address latching signal and the higher bit address latching signal can respectively latch the lower bit address and the higher bit address. | 11-12-2009 |
Jia-Shian Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110320852 | CLOCK CIRCUIT AND RESET CIRCUIT AND METHOD THEREOF - A clock circuit is suitable for use in a timing circuit which provides time information according to a reference clock. The clock circuit includes a clock detector to detect whether or not an interruption of the reference clock occurs. When the interruption of the reference clock occurs, a clock interruption signal is issued as a reference whether or not to reset the timing circuit. | 12-29-2011 |
20120293349 | SIGNAL PROCESSING SYSTEM AND SELF-CALIBRATION DIGITAL-TO-ANALOG CONVERTING METHOD THEREOF - A signal processing system including a DAC, a comparing unit, and a control unit is provided. The DAC receives a digital input and generates an output voltage. The comparing unit receives the output voltage and compares the output voltage with a reference voltage to output an output value. The control unit receives the output value and accordingly generates the digital input in a manner of value mapping through firmware or software to calibrate the DAC. Furthermore, a self-calibration digital-to-analog converting method is also provided. | 11-22-2012 |
Jih Chun Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120166846 | USB SYSTEM AND POWER MANAGEMENT MODULE AND METHOD THEREOF - A power management module is configured to set up a power mode of a computer system. A peripheral device having a Universal Serial Bus (USB) is connected to the computer system. The power management module includes an Operating System (OS) and a filter driver. The OS is configured to set up the power mode of the computer system, and the filter driver is configured to change the power mode of the computer system according to a packet transmitting/receiving status of the peripheral device. | 06-28-2012 |
20120254473 | METHOD OF ESTABLISHING VIRTUAL USB INTERFACE FOR NON-USB APPARATUS AND THE NON-USB APPARATUS THEREOF - A method of establishing a virtual USB interface for a non-USB device, comprising the steps of establishing a non-USB interface to communicate with the non-USB device, generating a virtual USB physical device object to provide a USB transport layer driver, establishing the virtual USB interface to communicate with the USB transport layer driver, filtering a transmitting command of the USB transport layer driver based on the virtual USB interface, and filtering a returned information of the non-USB device based on the non-USB interface. | 10-04-2012 |
Jui-Yuan Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120303295 | DIRECTION SENSING APPARATUS - The direction sensing apparatus according to the present invention comprises a sensing circuit, a computing module, and a judging unit. The sensing circuit detects the gravity direction of an object and produces at least a detecting signal. The computing module receives the detecting signal, and produces at least a computing value according to at least a threshold value and the detecting signal. The judging unit receives the computing value, and gives a state of gravity direction of the object according to the computing value. Thereby, the present invention shrinks the area of circuits and hence saving cost by means of the simple circuit structure of the computing module. | 11-29-2012 |
Li-Duan Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20100099889 | Oxidizing agent useful for oxidative polymerization of high conductive polymers - An oxidizing agent useful for oxidative polymerization of high conductive polymers is provided. This oxidizing agent is a kind of organic metal complex formed of metal ion salts having oxidizing capability and nitrogen-containing compound having lone pair electrons with partial π-electron character. This organic metal complex has weak oxidizing strength for monomers at room temperature. As such, a mixture of the organic metal complex and the monomers has long-term stability under room temperature. While, at a high temperature, the organic metal complex provides proper oxidative polymerization capability for the monomers. The conductive polymers synthesized by the organic metal complex have excellent conductivity. | 04-22-2010 |
Meng-Che Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120176349 | DISPLAY SYSTEM AND ASSOCIATED CONTROL METHOD - A display system capable of being coupled to a host includes: a display controller; a display port (DP), including a main link, an auxiliary channel and a signal detection end; a DP engine, coupled to the DP via the main link, the auxiliary channel and the signal detection end, for outputting an image signal to the display controller; and a detection circuit, coupled to the DP via the auxiliary channel, for selectively outputting an indication signal to the DP engine in response to a communication signal in the auxiliary signal pair in the auxiliary channel. | 07-12-2012 |
20130328826 | TOUCH PANEL - A touch panel including multiple electrodes is provided. The electrodes form a sensing area and are disposed on a same plane. The sensing area has a first border and a second border that are substantially perpendicular to each other. The electrodes include one parallelogram electrode. The parallelogram electrode has two first sides parallel to the first border and two second sides parallel to neither the first border nor the second border. | 12-12-2013 |
20140028334 | SELF-CAPACITIVE TOUCH PANEL - A self-capacitive touch panel including a border region and a central region is provided. The border region has a first area and corresponds to a P number of first sensors. The central region has a second area and corresponds to a Q number of second sensors. A ratio of P to the first area is greater than a ratio of Q to the second area. | 01-30-2014 |
20140049121 | SELF-CAPACITIVE TOUCH PANEL - A self-capacitive touch panel including a border electrode and a central electrode is provided. The border electrode has a first centroid. The central electrode has a second centroid A first average distance from the first centroid to all possible touch points in the border electrode is smaller than a second average distance from the second centroid to all possible touch points in the central electrode. | 02-20-2014 |
20140218320 | TOUCH PANEL AND CORRECTING APPARATUS THEREOF - A touch panel correcting apparatus for correcting a first coordinate and a second coordinate associated with a touch position is provided. The correcting apparatus includes a memory and a controller. The memory stores a look-up table storing a plurality of corrected coordinates. The controller selects a corrected first coordinate from the look-up table according to the first coordinate, and substitutes the corrected first coordinate and the second substitute into a function to generate a corrected second coordinate corresponding to the second coordinate. | 08-07-2014 |
20140340355 | TOUCH CONTROL SYSTEM AND SIGNAL PROCESSING METHOD THEREOF - A signal processing method for a touch panel is provided. The touch panel includes a first sensing region and a second sensing region. The first sensing region is monitored by at least one first sensor to generate a first monitoring result. The second sensing region is monitored by at least one second sensor to generate a second monitoring result. The signal processing method includes determining whether a touch point formed in the first sensing region is close to the second sensing region, and generating position information of the touch point according to the first monitoring result and the second monitoring result when the touch point is close to the second sensing region. | 11-20-2014 |
Meng-Han Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120086777 | SYSTEMS AND METHODS FOR DETECTING AND DISPLAYING THREE-DIMENSIONAL VIDEOS - A video player system includes a three-dimensional field detector and controller module for detecting a three-dimensional field of a video data to generate at least one of a detection signal and a control signal based on the three-dimensional field detected. The video data includes data for at least one image and the three-dimensional field within the image. The system also includes a display recomposition module coupled with the three-dimensional field detector and controller module, and the display recomposition module generates a recomposed three-dimensional field within the at least one image based on the detection signal and at least one of a plurality of display parameters associated with a display panel. The display panel is coupled with the three-dimensional field detector and controller module and the display recomposition module and displays the at least one image with the recomposed three-dimensional field based on at least one of the control signal and the display parameters. | 04-12-2012 |
20140105479 | METHOD AND SYSTEM OF IMAGE RECONSTRUCTION AND METHOD AND SYSTEM OF IMAGE CONSTRUCTION - A method of image reconstruction is provided. When an object is not placed in a measurement space, first intensity images of an electromagnetic wave passing through the measurement space and corresponding to photon energy levels are measured. When the object is placed in the measurement space, second intensity images of the electromagnetic wave passing through the object and corresponding to photon energy levels are measured. In a database, data including an attenuation coefficient of each substance respectively having components irradiated by the electromagnetic wave corresponding to each photon energy level and a thickness of each substance in a transmission direction of the electromagnetic wave corresponding to each photon energy level are provided. Attenuation images of the object respectively corresponding to the components are calculated according to the data and the first and second intensity images. An image reconstruction system and a method and system of image construction are also provided. | 04-17-2014 |
Minghsing Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110241207 | DUMMY SHOULDER STRUCTURE FOR LINE STRESS REDUCTION - Semiconductor integrated circuit line structures for improving a process window in the vicinity of dense-to-isolated pattern transition areas and a technique to implement the line structures in the layout process are described in this disclosure. The disclosed structure includes a semiconductor substrate, and a material layer above the substrate. The material layer has a closely spaced dense line structure, an isolated line structure next to the dense line structure, and a dummy line shoulder structure formed in the vicinity of the dense line and the isolated line structures. One end of the dummy line shoulder structure connects to the isolated line structure and another end extends away from the isolated line structure in an orientation substantially perpendicular to the isolated line structure. | 10-06-2011 |
Ming-Huan Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20140106522 | INTEGRATED CIRCUIT DEVICE WITH WELL CONTROLLED SURFACE PROXIMITY AND METHOD OF MANUFACTURING SAME - An integrated circuit device and method for manufacturing the integrated circuit device is disclosed. The disclosed method provides improved control over a surface proximity and tip depth of integrated circuit device. In an embodiment, the method achieves improved control by forming a doped region and a lightly doped source and drain (LDD) region in a source and drain region of the device. The doped region is implanted with a dopant type opposite the LDD region. | 04-17-2014 |
20140319581 | High Performance Strained Source-Drain Structure and Method of Fabricating the Same - A method for forming a high performance strained source-drain structure includes forming a gate structure on a substrate and forming a pocket implant region proximate to the gate structure. Spacers are formed adjacent to the gate structure. A dry etch forms a recess with a first contour; a wet etch enlarge the recess to a second contour; and a thermal etch enlarges the recess to a third contour. The source-drain structure is then formed in the recess having the third contour. | 10-30-2014 |
Ming-Shih Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20100314576 | COMPOSITIONS FOR CMP OF SEMICONDUCTOR MATERIALS - The invention provides a composition for chemical-mechanical polishing. The composition comprises an abrasive, a first metal rate polishing modifier agent, a second metal rate polishing modifier agent, and a liquid carrier. In one embodiment, the first metal rate polishing modifier agent has a standard reduction potential less than 0.34 V relative to a standard hydrogen electrode, and the second metal rate polishing modifier agent has a standard reduction potential greater than 0.34 V relative to a standard hydrogen electrode. In other embodiments, the first and second metal rate polishing modifier agents are different oxidizing agents. | 12-16-2010 |
Min-Hsiu Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120233513 | METHOD FOR CREATING TEST CLOCK DOMAIN DURING INTEGRATED CIRCUIT DESIGN, AND ASSOCIATED COMPUTER READABLE MEDIUM - In a method for creating a clock domain in a layout of an integrated circuit, a test circuit of the integrated circuit includes a plurality of first scan cells and a plurality of second scan cells, the first scan cells are arranged to be on a first scan chain, and the second scan cells are arranged to be on a second scan chain. The method includes: for a first region in the layout, determining whether the first region needs a test clock domain adjustment according to densities of first scan cells and second scan cells within the first region; and when it is determined that the first region needs the test clock domain adjustment, arranging at least one first scan cell within the first region to be on the second scan chain. | 09-13-2012 |
Pao-Te Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20130205201 | Touch Control Presentation System and the Method thereof - A method of operating presentation through a multi-touch panel, comprises steps of providing a presenting module having a format transformation module, user interface generator and presenting/reading mode switching module to a system; activating the presenting module and display interface generated by the user interface generator on a multiple-touch panel of the system, wherein the interface generated by the user interface generator includes a shrinkage image area to display the non-activated file, an operation area to display file which is activated and a buffer zoon to allow a user drag file in the shrinkage image area to the operation area, thereby activating the dragged file. | 08-08-2013 |
Pei-Chuan Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20130145157 | SYSTEM AND METHOD FOR ADJUSTING THE FREQUENCY OF UPDATING CERTIFICATE REVOCATION LIST - A method for adjusting the frequency of updating certificate revocation list is provided. The method is used in a certificate authority. The method includes: receiving a first information indicating security levels from neighbor certificate authorities in a neighborhood or a central certificate authority; detecting whether the certificate authority has received a signal indicating that a user is using a revoked certificate and generating a second information of a security level; calculating an index value or a set of index values by the first information indicating the security levels of neighborhoods and the second information indicating its own security level; and adjusting the update frequency of updating the certificate revocation list according to the calculated index values or the set of index values. | 06-06-2013 |
20140289512 | METHOD FOR CERTIFICATE GENERATION AND REVOCATION WITH PRIVACY PRESERVATION - Embodiments of the present invention are directed to methods and systems for generating and revoking, as well as validating, certificates used to protect communications within networks while maintaining privacy protection. In the context of a method, certificate generation and revocation with privacy preservation comprises determining a secret value to be used by a certificate authority and an entity; constructing a key tree based on the secret value, wherein the leaves of the key tree represent derived keys for the certificates for the entity; and generating certificates for the entity based in part on the key tree leaves. The method further comprises determining that one or more of the certificates should be revoked; determining a minimum key node set that covers the certificates to be revoked; adding the minimum key node set to a certificate revocation list; and providing the certificate revocation list to one or more entities. Corresponding apparatuses and computer program products are also provided. | 09-25-2014 |
Rung-Ywan Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120031774 | ELECTRODE FOR AN ELECTROCHEMICAL DEVICE AND METHOD FOR DETECTING HYDROGEN PEROXIDE USING THE ELECTRODE - An electrode for an electrochemical device includes a conductor, and an active layer formed on the conductor and including a polybenzimidazole polymer that contains at least one of the functional group of the following formula: | 02-09-2012 |
20120035333 | CARBOXYLIC POLYBENZIMIDAZOLE - A carboxylic polybenzimidazole includes at least one of the following functional group of formula (I): | 02-09-2012 |
20120035334 | METHOD FOR PREPARING CARBOXYLIC POLYBENZIMIDAZOLE - A method for preparing a carboxylic polybenzimidazole includes reacting a polybenzimidazole polymer with a cyclic acid anhydride to form the carboxylic polybenzimidazole. | 02-09-2012 |
20120261273 | ELECTRODE FOR ELECTROCHEMICAL DEVICE AND METHOD FOR DETECTING HYDROGEN PEROXIDE - An electrode for an electrochemical device includes a conductor and an active layer. The active layer is formed on the conductor and includes a polymer with a functional group represented by the following formula (A) or (B), and a carboxylated material containing a carboxylic acid group. | 10-18-2012 |
Shih-Chang Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20130234210 | METHOD OF MANUFACTURING METAL SILICIDE AND SEMICONDUCTOR STRUCTURE USING THE SAME - A method of manufacturing a metal silicide is disclosed below. A substrate having a first region and a second region is proviced. A silicon layer is formed on the substrate. A planarization process is performed to make the silicon layer having a planar surface. A part of the silicon layer is removed to form a plurality of first gates on the first region and to form a plurality of second gates on the second region. The height of the first gates is greater than the height of the second gates, and top surfaces of the first gates and the second gates have the same height level. A dielectric layer covering the first gates and the second gates is formed and exposes the top surfaces of the first gates and the second gates. A metal silicide is formed on the top surfaces of the first gates and the second gates. | 09-12-2013 |
20140124945 | SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD OF THE SAME - A semiconductor structure and a manufacturing method thereof are provided. The semiconductor structure includes a stacked structure, a plurality of first conductive blocks, a plurality of first conductive layers, a plurality of second conductive layers, and a plurality of conductive damascene structures. The stacked structure, comprising a plurality of conductive strips and a plurality of insulating strips, is formed on a substrate, and the conductive strips and the insulating strips are interlaced. The first conductive blocks are formed on the stacked structure. The first conductive layers and the second conductive layers are formed on two sidewalls of the stacked structure, respectively. The conductive damascene structures are formed on two sides of the stacked structure, wherein each of the first conductive blocks is electrically connected to each of the conductive damascene structures via each of the first conductive strips and each of the second conductive strips. | 05-08-2014 |
20140154881 | METHOD OF MANUFACTURING METAL SILICIDE AND SEMICONDUCTOR STRUCTURE USING THE SAME - A method of manufacturing a metal silicide is disclosed below. A substrate having a first region and a second region is provided. A silicon layer is formed on the substrate. A planarization process is performed to make the silicon layer having a planar surface. A part of the silicon layer is removed to form a plurality of first gates on the first region and to form a plurality of second gates on the second region. The height of the first gates is greater than the height of the second gates, and top surfaces of the first gates and the second gates have the same height level. A dielectric layer covering the first gates and the second gates is formed and exposes the top surfaces of the first gates and the second gates. A metal silicide is formed on the top surfaces of the first gates and the second gates. | 06-05-2014 |
Shih-Wei Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110079906 | PRE-PACKAGED STRUCTURE - A pre-packaged structure includes a substrate with a substrate circuit, a die having a core circuit and disposed on the substrate, a passivation selectively covering the core circuit, a buffer metal layer electrically connected to the core circuit and completely covering the passivation and a copper wire bond electrically connected to the buffer metal layer and the substrate circuit. | 04-07-2011 |
Te-Ying Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110032491 | LAMP SOURCE MODULE AND PROJECTION SYSTEM - A lamp source module includes a holder having an air inlet and an air outlet, a gas discharge lamp having a lamp reflector assembled onto the holder and a burner disposed in the lamp reflector, a light cover assembled on the holder and surrounding the lamp reflector, a blower duct communicating with the air inlet and extending along the exterior of the lamp reflector to the bottom of the lamp reflector, and an airflow generator communicating with the blower duct and capable of providing a cooling airflow. The air inlet is capable of causing the cooling airflow to enter the blower duct. The blower duct is capable of directing the cooling airflow to the bottom of the lamp reflector to make the cooling airflow pass through a sandwiched space surrounded by the lamp reflector and the light cover and then discharge from the air outlet. | 02-10-2011 |
Tien-Chuan Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120034020 | EASILY DETACHABLE COUPLING STRUCTURE FOR A CASING - A coupling structure couples first and second casing parts together. The first casing part is formed with a detachment hole. The coupling structure includes one resilient engaging hook projecting from the first casing part and a coupling member disposed between the first and second casing parts and formed with first and second engaging grooves. The resilient engaging hook hooks the first engaging groove in a right direction. The coupling member has a pushing element tending toward the detachment hole. One rigid engaging hook projects from the second casing part and engaging the second engaging groove in a left direction. Manually leftwise movement of the pushing element in the left direction results in simultaneous bending of the resilient engaging hook in the left direction so as to disengage the rigid engaging hook from the second engaging groove, thereby permitting removal of the second casing part from the first casing part. | 02-09-2012 |
Ting-Ming Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20100157915 | SCHEDULING APPARATUS, MOBILE STATION THEREWITH, AND METHOD THEREFOR - A method for real-time uplink traffic scheduling in a mobile station (MS) to communicate with a base station (BS) in a wireless mobile system. When the BS provides a bandwidth grant to the MS in reply to the uplink from the MS, the uplink service flow will be assigned to different connections with corresponding priorities according to contents of the service flow. The packets within the service flows will be scheduled according to, at least, the bandwidth grant byte size, priorities of the connections, decoding times for transmitting the packets, and/or real-time factors. Within the limitation of the bandwidth grant provided by the BS, types and an order of the packets for transmitting are scheduled accordingly, and the packets received by the BS can satisfy the requirements of the real-time factors for the BS or the decoders, and greatest amount of effective data can be decoded. | 06-24-2010 |
Tseng-Guang Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120187423 | LIGHT EMITTING DIODE DEVICE - A manufacturing method of an LED device includes the following steps. First, a substrate and at least one LED disposed on the substrate are provided. Next, a porous material layer having a plurality of pores is formed on a surface of the LED. Finally, a plurality of nanocrystals are formed in the pores to construct a phosphor layer on the surface of the LED. | 07-26-2012 |
Tsung-Cheng Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20110057620 | CHARGE/DISCHARGE PROTECTION CIRCUIT AND DISCHARGING PROTECTION METHOD - A charge/discharge protection circuit adapted in an electronic apparatus and a discharge protection method are provided. The charge/discharge protection circuit comprises a positive electrode, a ground for discharging, a switch module, a battery module, a negative electrode for charging, a sensing device and a control module. The battery module is electrically connected to the switch module and the ground to form a discharging path. The switch module is electrically connected to the positive electrode. The sensing device is electrically connected to the battery module and the negative electrode to form a charging path. The sensing device passively disconnects the charging path when the charging path is abnormal. The control module actively turns the switch open when the discharging path, the charging path or the battery module is abnormal. | 03-10-2011 |
Tsung-Yen Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120223685 | VOLTAGE REGULATING APPARATUS - The invention discloses a voltage regulating apparatus, which includes: a linear regulator generating a first error signal; a switching regulator generating a first and a second PWM signals; a selecting unit coupled to the linear and switching regulators, receiving the first error signal and the second PWM signal, and outputting a regulating signal; a first power transistor coupled to the switching regulator and receiving the first PWM signal; and a second power transistor coupled to the selecting unit and receiving the regulating signal; wherein the voltage regulating apparatus can be put either in a linear mode of operation if the first error signal is selected as the regulating signal, or in a switching mode of operation if the second PWM signal is selected as the regulating signal. | 09-06-2012 |
20120223686 | VOLTAGE REGULATING APPARATUS WITH SWITCHING AND LINEAR OPERATIONAL MODES - The invention discloses a voltage regulating apparatus which includes: an output stage providing the apparatus with an output voltage and producing a partial voltage of the output voltage; an error amplifier coupled to the output stage and comparing the partial voltage with a reference to produce a first voltage; a PWM unit coupled to the error amplifier and comparing the first voltage with a voltage signal to produce second and third voltages; a selection unit coupled to the error amplifier and the PWM unit and outputting a fourth voltage equalling either the first or the second voltage; a first transistor coupled to the selection unit and receiving the fourth voltage and a DC voltage; and a second transistor coupled to the PWM unit, the first transistor, and a ground and receiving the third voltage; wherein a connection point of the first and second transistors is connected to the output stage. | 09-06-2012 |
20140327472 | FREQUENCY DETECTION APPARATUS WITH INTERNAL OUTPUT VOLTAGE WHICH CHANGES ALONG WITH INPUT SIGNAL FREQUENCY - A frequency detection apparatus includes: a constant current generator, arranged for providing a constant current to a voltage output terminal; a first capacitor, coupled between the voltage output terminal and a first reference voltage; a first transistor, which has a first connection terminal coupled to the voltage output terminal, a control terminal coupled to an input signal; a second connection terminal, coupled between the second connection terminal of the first transistor and the first reference voltage; a second transistor, which has a first connection terminal coupled to the second connection terminal of the first transistor, a second connection terminal coupled to the first reference voltage, a control terminal coupled to an inverted input signal, which is obtained by inverting the input signal; wherein a voltage output of the voltage output terminal changes with an input signal frequency of the input signal. | 11-06-2014 |
Tzeng-Guang Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20100079061 | LIGHT EMITTING DIODE DEVICE AND MANUFACTURING METHOD THEREOF - A manufacturing method of an LED device includes the following steps. First, a substrate and at least one LED disposed on the substrate are provided. Next, a porous material layer having a plurality of pores is formed on a surface of the LED. Finally, a plurality of nanocrystals are formed in the pores to construct a phosphor layer on the surface of the LED. | 04-01-2010 |
Tzeng-Shii Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20100214501 | IMAGE DISPLAY CAPABLE OF BEING AN ELECTRONIC CURTAIN - An image display comprises at least one display device having a first pair of transparent conductive layers, a second pair of transparent conductive layers spaced apart from the first pair transparent conductive layers, a display layer disposed between the first pair of transparent conductive layers, the display layer configured to display an image in response to a first set of voltages applied to the first pair of transparent conductive layers, and a light control layer disposed between the second pair of transparent conductive layers, the light control layer configured to operate in one of a transmissive mode to allow an incident light to pass toward the display layer and a reflective mode to reflect an incident light away from the display layer in response to a second set of voltages applied to the second pair of transparent conductive layers. | 08-26-2010 |
20110068492 | 3D CURVED DISPLAY DEVICES, FABRICATION METHODS THEREOF AND PLASTIC DISPLAY PANELS - A 3D curved display device, fabrication method thereof and a plastic display panel are provided. The method includes providing a plastic display panel. The plastic display panel includes a first electrode layer formed on a first substrate, a second electrode layer formed on a second substrate, and a plurality of spacers and a display medium layer disposed between the first and the second electrode layers. A pressure source and a mold are provided to sandwich the plastic display panel to perform a molding process to form a 3D curved display device, wherein the first and the second substrates, and the first and the second electrode layers are made of plastic or elastic materials and the display medium layer is plastic, having a thickness greater than a height of the spacer before the molding process. | 03-24-2011 |
20110193829 | FLEXIBLE DISPLAY DEVICE - A flexible display device includes an operating body, a flexible display panel and a flexible air bag. The flexible display panel, connecting to the operating body, is able to be scrolled to a stored status or unscrolled to an operating status. The flexible air bag is disposed on a bottom surface of the flexible display panel, wherein the flexible display panel is inflated or vacuumed when the flexible display panel is in the operating status in order to maintain a flat surface of the flexible display panel. | 08-11-2011 |
20120056859 | DISPLAY MODULE AND ASSEMBLY METHOD THEREOF - A display module and an assembly method thereof are provided. The display module includes a display region, at least one connection terminal, and a plurality of connective lines. The display region, the connection terminal, and the connective lines are disposed on a same flexible substrate. A plurality of pixels is arranged within the display region. The connection terminal is arranged at an extension portion of a non-display region of the flexible substrate. The connective lines respectively connect the pixels in the display region to the connection terminal at the extension portion. The connection terminal is connected to an external circuit for receiving signals and transmitting the same to the display region. | 03-08-2012 |
20130127690 | ELECTRONIC APPARATUS AND DISPLAY APPARATUS - An embodiment of the disclosure provides an electronic apparatus including: a shape memory alloy substrate; and an electronic device disposed on the shape memory alloy substrate, wherein the shape memory alloy substrate has moisture resistance and oxygen resistance which are better than that of plastic substrates, and has impact-resistance and high stability. | 05-23-2013 |
20130201611 | MOUNTING SYSTEMS FOR DISPLAY DEVICES - Display apparatuses and mounting devices are disclosed. The display apparatuses may include a display panel for displaying visual information and a mounting device coupled with the display panel and movably coupled with a supporting base. The mounting device may comprise a panel-mount interface coupled with the display panel and a receiving device capable of being configured to be at least partially embedded into the supporting base. The panel-mount interface may be coupled with the receiving device through a coupling device comprising a joining piece and at least one of a plurality of receiving holes or at least one sliding groove. The joining piece may be movable among the plurality of the receiving holes or within the at least one sliding groove. | 08-08-2013 |
Tzu-Jane Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20090154393 | DATA TRANSMISSION METHOD AND COMMUNICATION SYSTEM USING THE SAME - A data transmission method suitable for a communication system is provided. The communication system includes a plurality of first stations which uses an 802.11 protocol and a plurality of second stations which uses an 802.11e protocol and supports Quality of Service (QoS). The data transmission method includes following steps. One of the second stations is used as a Contention AssisTance (CAT) station to obtain a medium access right with a first access category (AC). The second station broadcasts a CAT packet to all the first stations and the other second stations. The other second stations stop contending for the medium access right for a first predetermined time according to the CAT packet, and the first stations transmit a packet with a QoS requirement according to the CAT packet. | 06-18-2009 |
20090296617 | SYSTEM AND METHOD THEREOF FOR DYNAMICALLY ADJUSTING SLEEP/AWAKE INTERVALS OF WIRELESS NETWORK DEVICE - A system and a method thereof for dynamically adjusting sleep/awake intervals of a wireless network device are provided. The system has at least one base station (BS) and at least one wireless network device. The system performs the method to dynamically adjust the sleep/awake intervals by properly delaying and combining delivery of data such that the wireless network device is turned into a sleep mode after finishing data delivery within an adjusted period. Thereby, the number of awake frames of a mobile subscriber station (MSS) can be reduced without sacrificing the quality of service (QoS). | 12-03-2009 |
20130303177 | INTERFERENCE MITIGATION METHOD IN CELLULAR WIRELESS NETWORK, AND APPARATUS WITH THE SAME - Interference mitigation methods in a small cell wireless network are provided. In the methods, negotiations between different stations are provided for interference mitigation. By such negotiations, UL-DL configurations are chosen in considering interference between neighboring stations and the interferences therefrom are effectively mitigated. | 11-14-2013 |
20140177746 | METHOD AND APPARATUS WITH ANTENNA SELECTION IN A COMMUNICATION SYSTEM - According to an exemplary embodiment, a method with antenna selection in a communication system may support an antenna selection function at a central node having a plurality of antennas; and co-schedule multiple distributed nodes to the same resource in a downlink channel from the central node to the multiple distributed nodes by using multiple precoders related to the multiple distributed nodes to provide a system performance gain; wherein the multiple precoders are under one of conditions of partially overlapped antenna selection, non-overlapped antenna selection, and fully overlapped antenna selection. | 06-26-2014 |
Wen-Sen Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20090207518 | Microdisk array apparatus using semiconductor automated equipment - The present invention discloses a microdisk array apparatus using semiconductor automated equipment, and the apparatus is installed into a space of a 3.5-inch IDE hard disk of the semiconductor equipment to substitute the hard disk directly. The apparatus includes a frame, and the frame has a connecting interface, a disk array controller and storage devices. During use, the semiconductor equipment stores, reads, updates and copies data with the storage devices through the connecting interface and the disk array controller. The storage device can be a 2.5-inch IDE hard disk or solid state disk. Since the IDE hard disk becomes a mainstream storage device of the semiconductor equipment, and the solid state disk has the quiet, fast, compact and long-life features, the apparatus is compatible to the storage devices of these two specifications, so as to provide better data storage and backup. | 08-20-2009 |
20130322455 | SWITCH SYSTEM AND METHOD FOR OPERATING A SWITCH - A method for operating a switch is provided. The switch shares a resource between a plurality of thunderbolt (TB) hosts and at least a TB device, and includes a plurality of non-transparent bridges. The method includes steps of establishing a memory address mapping between each the non-transparent bridge and the TB device; providing a plurality of protocol-converting media for the plurality of TB hosts, wherein each the protocol-converting medium is converted between a first protocol and a second protocol; and causing the plurality of protocol-converting media to be converted between the first protocol and the second protocol simultaneously so as to allow the resource to be shared between the plurality of TB hosts and the TB device simultaneously. | 12-05-2013 |
20140075079 | DATA STORAGE DEVICE CONNECTED TO A HOST SYSTEM VIA A PERIPHERAL COMPONENT INTERCONNECT EXPRESS (PCIE) INTERFACE - An apparatus of a data storage device is provided. The data storage device is connected to a host system via a peripheral component interconnect express (PCIe) interface. The host system includes a first memory having a plurality of first memory space addresses. The data storage device comprises a second memory, a non-transparent bridge (NTB) and a processor. The NTB is coupled to the host system, and having a first portion and a second portion. The processor coupled between the NTB and the second memory, wherein the first portion of the NTB and the plurality of first memory space addresses have a first mapping relationship therebetween, and the processor writes a first datum in the first memory into the second memory via the first mapping relationship according to a command from the host system. | 03-13-2014 |
Wen-Tsai Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20130120078 | ONE INPUT TO FOUR OUTPUT POWER DIVIDER - A one input to four output power divider is operable in a specified frequency band, and includes a first microstrip power divider, a first quarter-wavelength microstrip which has an end coupled electrically to one output terminal of the first microstrip power divider, a second microstrip power divider which has an input terminal coupled electrically to another end of the first quarter-wavelength microstrip, a second quarter-wavelength microstrip which has an end coupled electrically to the other output terminal of the first microstrip power divider, and a third microstrip power divider which has an input terminal coupled electrically to another end of the second quarter-wavelength microstrip. | 05-16-2013 |
Yao-Hung Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20090212120 | GRAPHICAL INDICATOR - A graphical indicator provided on the surface of an object to represent index information includes a content part and a header part. The content part is spread with a plurality of micro-units and divided into a plurality of state zones. Each state zone is spread with one micro-unit and equally divided into multiple hypothetical sections. The micro-unit is placed in any of the hypothetical sections to form different candidate states. The header part is spread with a plurality of micro-units that are specifically arranged to provide header information used to recognize the graphical indicator. | 08-27-2009 |
Yi-Chang Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120242168 | POWER-OVER-ETHERNET RELAY SYSTEM, POWER INJECTOR AND ACCESS BRIDGE DEVICE - A PoE relay system includes a networking cable, a PoE power injector and a PoE access bridge device. The PoE power injector is coupled to a PoE powering apparatus to receive network data and network power, and to a power supply to receive DC power, and gathers the network data, the network power and the DC power in a gathered signal group. The PoE access bridge device is coupled to the electronic product, receives the gathered signal group, receives the DC power from the gathered signal group for operation, and separates the network data and the network power from each other, and outputs the network power to the electronic product. | 09-27-2012 |
Yt Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20090032868 | HIGH PERFORMANCE POWER MOS STRUCTURE - A semiconductor device includes a source region and a drain region disposed in a substrate wherein the source and drain regions have a first type of dopant; a gate electrode formed on the substrate interposed laterally between the source and drain regions; a gate spacer disposed on the substrate and laterally between the source region and the gate electrode, adjacent a side of the gate electrode; and a conductive feature embedded in the gate spacer. | 02-05-2009 |
20100197098 | METHOD OF FABRICATING A HIGH PERFORMANCE POWER MOS - A method of fabricating a semiconductor device includes forming in the substrate a well region comprising a first type of dopant; forming in the well region a base region comprising a second type of dopant different from the first type of dopant; and forming in the substrate source and drain regions comprising the first type of dopant. The method further includes forming on the substrate a gate electrode interposed laterally between the source and drain regions; and forming on the substrate a gate spacer disposed laterally between the source region and the gate electrode adjacent a side of the gate electrode and having a conductive feature embedded therein. The well region surrounds the drain region and the base region, and the base region is disposed partially underlying the gate electrode surrounding the source region defining a channel under the gate electrode of having a length substantially less than half the length of the gate electrode. | 08-05-2010 |
Yueh-Chang Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20080310199 | POWER SUPPLY PROTECTION APPARATUS AND RELATED METHOD - A power supply protection method for a power supply device includes: detecting whether an output voltage of the power supply device reaches a voltage protection threshold to generate a detection result; generating a first control signal according to a power good input signal and the detection result; utilizing a fault protection circuit to decide whether to output a fault protection signal according to the first control signal; and using a short circuit protection circuit to receive the power good input signal and determining whether to generate a second control signal according to the power good input signal. When the power good input signal is not enabled during a specific time after the power supply device is started, the short circuit protection circuit is directly used to generate the second control signal into the fault protection circuit for triggering the fault protection circuit to output the fault protection signal. | 12-18-2008 |
Yueh-Hsuan Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120249733 | MEASURING APPARATUS FOR MEASURING STEREO VIDEO FORMAT AND ASSOCIATED METHOD - A measuring apparatus for measuring a stereo video format includes an active space measuring circuit and a decision circuit. The active space measuring circuit is utilized for determining a position of an active space of a frame packing to generate an active space measuring result according to pixels values of a plurality of scan lines of the frame packing. The decision circuit is coupled to the active space measuring circuit, and is utilized for determining the stereo video format according to at least the active space measuring result. | 10-04-2012 |
Yu-Fen Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20130147967 | TESTING METHOD AND TESTING APPARATUS FOR TV SYSTEM - A testing apparatus for a television system is provided. The testing apparatus includes an analysis module, a signal generating module, a transmitting module, a receiving module, and a judging module. The analysis module receives and analyzes a control signal to generate an analysis result. | 06-13-2013 |
Yu-Hsiang Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120057217 | DISPLAY - A display including a pixel array substrate, an opposite substrate and a fluid medium is provided. The pixel array substrate includes a first substrate including pixel regions and pixel structures disposed in the pixel regions. Each pixel region includes a distribution region of pixel electrode and a non-electrode region. A pixel electrode of the pixel structure is disposed in the distribution region of pixel electrode and has at least one slit extending from the non-electrode region toward the distribution region of pixel electrode. The opposite substrate includes a second substrate and a common electrode disposed on the second substrate and contacting a polar fluid. The fluid medium includes the polar fluid and a non-polar fluid and flows between the pixel array substrate and the opposite substrate. The non-polar fluid is contracted toward the non-electrode region when a voltage difference is generated between the pixel and the common electrodes. | 03-08-2012 |
20120243071 | ELECTRO-WETTING DISPLAY DEVICE - An electro-wetting display device is provided. The device includes a first substrate and a second substrate disposed opposite thereto. A plurality of first electrodes and a plurality of corresponding second electrodes are disposed on the first substrate and face the second substrate. A barrier layer is between the plurality of first electrodes and the plurality of second electrodes, such that the plurality of first electrodes is electrically insulated from the plurality of second electrodes. A plurality of ribs is on the first substrate to form a plurality of pixel regions. A polar liquid and a non-polar liquid are between the first and second substrates. The barrier layer is between the polar liquid and at least one of the plurality of first electrodes and the plurality of second electrodes, and the non-polar liquid is in direct contact with the barrier layer in each pixel region. | 09-27-2012 |
20140355099 | ELECTROWETTING DISPLAY PANEL WITH HIGH TRANSPARENCE - An electro-wetting display panel including an active device array substrate, a dielectric layer, a rib structure, an opposite substrate, a first fluid and a second fluid is provided. The active device array substrate includes a first substrate and a plurality of pixel structures. Each pixel structure includes a shielding electrode connected to a common potential, an active device located between the shielding electrode and the first substrate, and a pixel electrode electrically connected to the active device. The dielectric layer covers the pixel structures. The rib structure is disposed on the active device array substrate and has openings. The active device and the pixel electrode of each pixel structure are located within one of the openings. The first fluid is configured between the dielectric layer and the opposite substrate. The second fluid is configured between the dielectric layer and the first fluid. | 12-04-2014 |
Yu-Jen Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20130293073 | Waterproof Structure of a Casing - A waterproof structure of a casing has a case body and a cover pivotally mounted on the case body. The case body has a recess, a water collecting sump defined in the recess and two abutting protrusions respectively formed on two opposite inner sidewalls of the case body. The cover has an outer shell, and an inner stop and two side stops formed on an inner surface of the outer shell. When the cover pivots to cover the recess of the case body, the inner stop and the side stops prevent moisture and dust from entering the case body from a clearance formed between a pivot edge of the outer shell and the water collecting side surface of the case body. | 11-07-2013 |
Yung-Sheng Tsai, Hsinchu County TW
Patent application number | Description | Published |
---|---|---|
20120293759 | SWITCHABLE THREE-DIMENSIONAL DISPLAY - A switchable three-dimensional (3D) display includes a display device and a switchable parallax barrier that is disposed on the display device. The switchable parallax barrier includes a first electrode structure, a second electrode structure, and a liquid crystal layer. The liquid crystal layer is located between the first electrode structure and the second electrode structure. The first electrode structure includes a planar electrode, a plurality of first bar electrodes electrically connected to one another, and an insulating layer. A partial region of the planar electrode is not covered by the first bar electrodes. The insulating layer is disposed between the planar electrode and the first bar electrodes, so that the planar electrode is electrically insulated from the first bar electrodes. | 11-22-2012 |
20130314627 | ELECTRICALLY-DRIVEN LIQUID CRYSTAL LENS PANEL AND STEREOSCOPIC DISPLAY PANEL - An electrically-driven liquid crystal lens panel includes a pair of substrates, a liquid crystal layer, alignment layers, and electrode layers. The electrode layer is disposed between the alignment layer and the substrate, has effective and non-effective regions, and includes electrodes. Each electrode has main and extending portions and a turning point, wherein the turning points are disposed at sites at which the main portions and the extending portions connect, the main portions extends along a first extending direction, and each extending portion extends along a second extending direction different from the first extending direction. The second extending direction is substantially parallel to an alignment direction of the alignment layer. A connecting line formed by connecting the turning points is a boundary between the effective region and the non-effective region, wherein the main portions are disposed in the effective region, and the extending portions are disposed in the non-effective region. | 11-28-2013 |