Trimmer
Mark Trimmer, Buckinghamshire GB
Patent application number | Description | Published |
---|---|---|
20100327913 | DETECTION OF BAD CLOCK CONDITIONS - There is provided a circuit and method for detecting a bad clock condition on a clock signal that includes sampling the value of the clock signal at a first plurality of time delays following a rising edge on the clock signal. This method also includes sampling the value of the clock signal at a second plurality of time delays following a falling edge on the clock signal. | 12-30-2010 |
20110163736 | METHOD TO DETECT CLOCK TAMPERING - This invention relates to a method of receiving a first potentially unreliable clock signal having a first frequency; receiving a second reliable clock signal having a second frequency; wherein the first frequency and the second frequency have an expected relationship; determining whether the first potentially unreliable clock signal has changed with respect to the second reliable clock signal by: determining an actual relationship between the first potentially unreliable frequency and the second reliable frequency; and generating an alarm signal if the actual relationship is different to the expected relationship. | 07-07-2011 |
Mark Trimmer, Bristol GB
Patent application number | Description | Published |
---|---|---|
20120148047 | DETECTING KEY CORRUPTION - Corruption in a key stored in a memory is detected by reading a key from a key memory and determining if detection bits of the key read from the key memory correspond to an expected value. The expected value is a value of the detection bits of the key when the key is written to the key memory. | 06-14-2012 |
20140009168 | DETECTING OPERATING CONDITIONS - An apparatus may include a delay line having a first delay value corresponding to first operating conditions of the apparatus and a second delay value corresponding to second operating conditions of the apparatus. A monitoring circuit may monitor a time taken for a first clock edge of a clock signal to propagate through the delay line. A determining circuit may determine whether operating conditions of the apparatus are acceptable in response to the time taken. | 01-09-2014 |
Mark Trimmer, Marlow GB
Patent application number | Description | Published |
---|---|---|
20140043064 | DETECTION OF BAD CLOCK CONDITIONS - There is provided a circuit and method for detecting a bad clock condition on a clock signal that includes sampling the value of the clock signal at a first plurality of time delays following a rising edge on the clock signal. This method also includes sampling the value of the clock signal at a second plurality of time delays following a falling edge on the clock signal. | 02-13-2014 |
Mark Trimmer, Clifton GB
Patent application number | Description | Published |
---|---|---|
20130159661 | HARDWARE MONITOR - A monitor includes a register configured to store at least two contexts and a context change value. A context selector is configured to select at least one of the two contexts for context monitoring. The selection is made dependent on whether the context change value matches a first part of a memory access address. | 06-20-2013 |