Song, Seongnam-Si
Bok-Nam Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20100157660 | MULTIPLE-VALUED DRAM - Provided herein is an MV DRAM device capable of storing multiple value levels using an SET device. The device includes one or more word lines; one or more bitlines; a DRAM cell connected to intersections of the word lines and the bitlines; a current source transistor having a source connected to a power supply voltage and a gate and a drain connected to the bitlines; an SET (single electron transistor) device having a gate connected to the bitlines and a source connected to the ground voltage; and a transistor connected between the bitlines and the drain of the SET device, wherein the gate of the transistor is connected to the ground voltage. According to the MV DRAM device of the present invention, since two or more multiple value data are stored in a cell, it is possible to increase the storage density of the device. In addition, since the MV DRAM device only needs to enable the word lines in order to rewrite the data, thereby requiring only a small amount of current flow, it is suitable for a low-power application. | 06-24-2010 |
Bong-Gee Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20090042591 | APPARATUS AND METHOD FOR ACQUIRING SYNCHRONIZATION TO SUPPORT MULTI-FREQUENCY IN MOBILE COMMUNICATION TERMINAL - An apparatus and a method for acquiring synchronization to support multi-frequency in a mobile communication terminal are provided. The apparatus includes a frequency generator, a control signal generator and at least two modems for operating respective Frequency Allocations (FAs) by sharing the frequency generator and the control signal generator. In an embodiment, the frequency generator respectively receives first reference frequency clock signals from an oscillator of each of the at least two modems and generates a second reference frequency clock signal and the control signal generator outputs a signal for controlling the oscillator of each of the at least two modems according to a frequency offset value estimated in each of the at least two modems. | 02-12-2009 |
20090097454 | Apparatus and method for estimating cell load in wireless communication system - An apparatus and method for estimating a cell load in a wireless communication system are provided. The apparatus includes a ranging response counter, a load estimator, an FA handover determiner, a data rate determiner, and a handover determiner. The ranging response counter counts the number of ranging response messages that are received during one period of periodic ranging. The load estimator estimates a cell load on the basis of the number of the ranging response messages. The FA handover determiner determines an FA handover on the basis of the cell load from the load estimator. The data rate determiner controls a data rate of a service on the basis of the cell load from the load estimator and requests the controlled data rate to the system. The handover determiner controls handover parameters on the basis of the cell load from the load estimator. | 04-16-2009 |
20090097579 | APPARATUS AND METHOD FOR REDUCING PAPR IN AN OFDM SYSTEM - An apparatus and method for reducing a Peak-to-Average Power Ratio (PAPR) are provided. The apparatus includes a gain processor for multiplying time signals in paths by gains set for respective paths, a delay processor for delaying gain-multiplied signals in second to last paths except for a first path by time delays set for respective second to last paths, a summer for summing the gain-multiplied signal for the first path received from the gain processor and the delayed signals received from the delay processor, a PAPR processor for measuring a PAPR of the summed signal received from the summer, for comparing the measured PAPR with a target PAPR, and for requesting one or more changes of at least one of the gain and time delay of each path, and a gain delay controller for changing the at least one of the gain and the time delay of each path according to the request received from the PAPR processor and for controlling the gain processor and the delay processor according to the change. | 04-16-2009 |
20090097583 | APPARATUS AND METHOD FOR SELECTING OPERATION MODE IN MIMO COMMUNICATION SYSTEM - An apparatus and a method for selecting an operation mode to improve a throughput in a mobile communication system are provided. The apparatus includes a Carrier to Interference and Noise Ratio (CINR) predictor for predicting a probable average and dispersion for a CINR measured using a preamble of a received pilot signal or radio signal, a metric calculator for calculating a throughput for each Modulation and Coding Scheme Level (MCS_Level) by using the probable average and dispersion for the predicted CINR and for selecting an MCS_Level having a maximum throughput, and an operation mode selector for selecting an operation mode of the selected MCS_Level having the maximum throughput. | 04-16-2009 |
20090100310 | Apparatus and method for hybrid automatic repeat request (HARQ) in wireless communication system - An apparatus and a method for Hybrid Automatic Repeat reQuest (HARQ) in a wireless communication system are provided. A receiver includes a Media Access Control (MAC) layer part for error-checking each MAC Packet Data Units (PDUs) extracted from a physical layer burst, and generating HARQ combination control information according to a result of the error check; a receiving part for receiving a retransmit burst; and a combiner for selecting one or more Forward Error Correction (FEC) blocks from the retransmit burst according to the HARQ combination control information, and HARQ-combining the selected one or more FEC blocks. | 04-16-2009 |
20090316821 | APPARATUS AND METHOD FOR POWER CONTROL IN MOBILE COMMUNICATION SYSTEM - An apparatus and method for power control are provided. In a receiver in a mobile communication system, a Receive (Rx) signal received through a plurality of antennas is estimated. A power ratio between a traffic channel of the Rx signal and a pilot channel of the Rx signal is determined. A Log Likelihood Ratio (LLR) value is determined using the power ratio between the traffic channel and the pilot channel, a symbol of the traffic channel, and an Rx signal estimation value to which precoding is applied. | 12-24-2009 |
20100226333 | SYSTEM AND METHOD FOR PROVIDING SERVICES USING THE SAME FREQUENCY IN A WIRELESS COMMUNICATION SYSTEM - Method and apparatus for performing communication between a Base Station (BS) and a Mobile Station (MS) in a Broadband Wireless Access (BWA) communication system. A method includes determining, by the BS, a Pseudo Random Bit Sequence Identifier (PRBS_ID) for renumbering subchannels in a predetermined Partial Usage of SubChannels (PUSC) zone among a plurality of PUSC zones in a downlink (DL) frame, and transmitting, by the BS, the PRBS_ID to the MS within a Space Time Coding Zone Information Element (STC_ZONE_IE) of a DL MAP message included in the DL frame. | 09-09-2010 |
Chang Hyeon Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20120191834 | CACHE SYSTEM AND METHOD FOR PROVIDING CACHING SERVICE - Provided are a cache system and a caching service providing method using a cache cloud structure. The cache system may include a plurality of cache servers, each, configured to be independently driven, and configured to be registered to a corresponding virtual layer among a plurality of virtual layers that are managed by a management server, and the management server operating on a storage device and configured to transmit information about at least one registered cache server to at least one client that is connected to the corresponding virtual layer. The at least one client is configured to generate or update a server list in response to the transmitted information, and the registered cache server and the at least one client are configured to be connected to each other based on the server list. | 07-26-2012 |
20130254325 | CACHE SYSTEM AND CACHE SERVICE PROVIDING METHOD USING NETWORK SWITCH - A cache system configured to provide a cache service includes a network switch and a cache device. The network switch is configured to route data associated with a plurality of servers. The cache device is disposed in association with the network switch. The cache device is configured to cache, in at least one memory available to the network switch, data published by the plurality of servers via the network switch. The cache device is also configured to transmit at least some of the cached data in response to a request received from at least one of the plurality of servers. The network switch provides the cache service via the cache device. | 09-26-2013 |
Dongseop Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20110023062 | IP BROADCASTING RECEIVER AND METHOD FOR PROVIDING SERVICE IN IP BROADCASTING RECEIVER - An IP broadcast receiver and a method for providing a service in the IP broadcast receiver are disclosed. Information related to an IP broadcast and/or the IP broadcast receiver is provided to a terminal connected to a communication network via a server unit provided in the IP broadcast receiver, and a service related to the IP broadcast and/or the IP broadcast receiver may be performed according to a request from the terminal. Information provided to the terminal may include a menu allowing a user to select one or more services from among an EPG service, a reservation service, a history service, a contents uploading/downloading service. A menu screen image may be provided with a resolution corresponding to the connected terminal. Thus, the operations related to the IP broadcast receiver, e.g., EPG checking, reservation record, reservation watch, history checking, contents uploading/downloading, and the like, can be remotely simply performed, thus enhancing user convenience. | 01-27-2011 |
Du-Heon Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20110318914 | METHOD OF FABRICATING SEMICONDUCTOR DEVICE - A method of fabricating a semiconductor device, in which an interference effect between word lines is substantially reduced or eliminated, includes forming a plurality of gate patterns on a substrate; forming a first insulating layer between the gate patterns, the first insulating layer filling a region between the gate patterns; etching the first insulating layer to remove a portion of the first insulating layer to a predetermined depth; and forming a second insulating layer on the gate patterns and the first insulating layer. A low-dielectric-constant material is formed between the gate patterns. | 12-29-2011 |
20120007165 | SEMICONDUCTOR DEVICES - A semiconductor device includes a substrate, a plurality of gate structures, a first insulating interlayer pattern, and a second insulation layer pattern. The substrate has an active region and a field region, each of the active region and the field region extends in a first direction, and the active region and the field region are alternately and repeatedly arranged in a second direction substantially perpendicular to the first direction. The gate structures are spaced apart from each other in the first direction, each of the gate structures extends in the second direction. The first insulation layer pattern is formed on a portion of a sidewall of each gate structure. The second insulation layer pattern covers the gate structures and the first insulation layer pattern, and has an air tunnel between the gate structures, the air tunnel extending in the second direction. | 01-12-2012 |
Eun Jung Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20110188390 | COMMUNICATION TERMINAL AND METHOD THEREOF - Disclosed herein are a communication terminal and a method for determining a packet retransmission time in the hand-off thereof. If a hand-off between heterogeneous communication networks with different speeds is generated, a packet retransmission time after the hand-off is determined corresponding to features of a current communication network so that an error packet can be retransmitted at a speed suitable for the corresponding handed-off communication network without waste of communication resources. | 08-04-2011 |
Hae-Young Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20130225131 | DIGITAL DEVICE AND METHOD FOR PROVIDING ADDITIONAL SERVICE BY USING THE SAME - A digital processing device capable of receiving an additional service is disclosed. In one aspect, a digital processing device includes i) an input unit, inputting a signal, ii) a subscriber identity unit, storing an identity code of a communication operator and generating a communication network access request message, iii) an additional service identity unit, storing an identity code of an additional service operator and generating an additional service request message and v) a control unit, generating a control signal allowing one of the subscriber identity unit and the additional service identity unit to be selectively driven. In accordance with at least one inventive embodiment, a user of the digital processing device can receive an additional service without his or her subscription to a specific communication operator and use various additional services in addition to the additional services provided by the subscribed communication operator. | 08-29-2013 |
20140155035 | DIGITAL DEVICE AND METHOD FOR PROVIDING ADDITIONAL SERVICE BY USING THE SAME - A digital processing device capable of receiving an additional service is disclosed. In one aspect, a digital processing device includes i) an input unit, inputting a signal, ii) a subscriber identity unit, storing an identity code of a communication operator and generating a communication network access request message, iii) an additional service identity unit, storing an identity code of an additional service operator and generating an additional service request message and v) a control unit, generating a control signal allowing one of the subscriber identity unit and the additional service identity unit to be selectively driven. In accordance with at least one inventive embodiment, a user of the digital processing device can receive an additional service without his or her subscription to a specific communication operator and use various additional services in addition to the additional services provided by the subscribed communication operator. | 06-05-2014 |
Ho Yeong Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20130089542 | ANTI C-MET ANTIBODY AND USES THEREOF - An anti c-Met antibody or antibody fragment and pharmaceutical composition comprising same, as well as a method for preventing and treating cancer by administering the antibody to a subject. | 04-11-2013 |
20130089557 | ANTIBODY SPECIFICALLY BINDING TO EPITOPE IN SEMA DOMAIN OF C-MET - An antibody or antigen binding fragment thereof that specifically binds to an epitope in a SEMA domain of c-Met protein, and pharmaceutical compositions, methods, kits, nucleic acids, and cells related thereto. | 04-11-2013 |
20140154251 | ANTI C-MET ANTIBODY AND USES THEREOF - An anti-c-Met antibody or antibody fragment and pharmaceutical composition comprising same, as well as a method for preventing and treating cancer by administering the antibody to a subject are provided. | 06-05-2014 |
20140294814 | HUMANIZED AND AFFINITY-MATURED ANTI-C-MET ANTIBODY AND USES THEREOF - Provided is a humanized and affinity-matured anti-c-Met antibody, a pharmaceutical composition including the antibody, and a method of preventing and/or treating c-Met-related disease using the antibody. | 10-02-2014 |
20140294837 | FUSION PROTEIN COMPRISING ANTI-C-MET ANTIBODY AND VEGF-BINDING FRAGMENT - There are provided a fusion protein formed by coupling of anti-c-Met antibody and VEGF-binding fragment, a bispecific antibody comprising the fusion protein, a polynucleotide encoding the fusion protein, a transformant comprising the polynucleotide, a pharmaceutical composition comprising the bispecific antibody as an active ingredient, and a method for preparing the bispecific antibody which is targeted at c-Met and VEGF at the same time, with improved anticancer and anti-angiogenesis effects, comprising coupling an anti-c-Met antibody with a VEGF-binding fragment. | 10-02-2014 |
Hyeon Ho Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20130093910 | IMAGE SENSOR AND IMAGE PROCESSING APPARATUS INCLUDING THE SAME - An image sensor is disclosed. The image sensor includes a plurality of pixels, a plurality of transmission lines connected to each of the pixels, respectively, and a plurality of comparators configured to compare each of a plurality of control signals transmitted through each of the transmission lines with a reference signal and output a comparative signal based on the result of the comparison. | 04-18-2013 |
Hyok Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20080226159 | Method and System For Calculating Depth Information of Object in Image - A method and a system for calculating a depth information of objects in an image is disclosed. In accordance with the method and the system, an area occupied by two or more objects in the image is classified into an object area and an occlusion area using an outline information to obtain an accurate depth information of each of the objects. | 09-18-2008 |
Hyoung Kyu Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20130266088 | METHODS AND APPARATUSES FOR TRANSMITTING AND RECEIVING PREAMBLE FOR MULTIPLE CHANNEL ESTIMATION - The present invention provides a method and apparatus for transmitting a preamble for multiple channel estimation. The method includes generating a channel estimation sequence, allocating the channel estimation sequence to some of a plurality of symbols in which a preamble is transmitted, and transmitting the preamble. The channel estimation sequence is generated by bisecting a sequence having a length N, generating a first sequence and a second sequence by adding a Zero-padded Suffix (ZS) having a zero value to a last part of each of the two bisected sequences, copying the first sequence and the second sequence at least once, and allocating the first sequences and the second sequences to some of the symbols. | 10-10-2013 |
Ihun Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20100059744 | Transistor, inverter including the same and methods of manufacturing transistor and inverter - A transistor, an inverter including the transistor, and methods of manufacturing the inverter and the transistor. A gate insulating layer of the transistor has a charge trap region. A threshold voltage may be moved in a positive (+) direction by trapping charges in the charge trap region. The transistor may be an enhancement mode oxide thin-film transistor (TFT) and may be used as an element of the inverter. | 03-11-2010 |
20100079169 | Inverter, method of operating the same and logic circuit comprising inverter - Provided are an inverter, a method of operating the inverter, and a logic circuit including the inverter. The inverter may include a load transistor and a driving transistor, and at least one of the load transistor and the driving transistor may have a double gate structure. A threshold voltage of the load transistor or the driving transistor may be adjusted by the double gate structure, and accordingly, the inverter may be an enhancement/depletion (E/D) mode inverter. | 04-01-2010 |
20100102397 | Transistor, semiconductor device including a transistor and methods of manufacturing the same - A transistor, a semiconductor device including the transistor and methods of manufacturing the same are provided, the transistor including a threshold voltage adjusting layer contacting a channel layer. A source electrode and a drain electrode contacting may be formed opposing ends of the channel layer. A gate electrode separated from the channel layer may be formed. A gate insulating layer may be formed between the channel layer and the gate electrode. | 04-29-2010 |
20110175647 | Method of operating inverter - A method of operating inverter may include providing a load transistor and a driving transistor connected to the load transistor wherein at least one of the load transistor and the driving transistor has a double gate structure, and varying a threshold voltage of the at least one of the load transistor and the driving transistor having the double gate structure. A threshold voltage of the load transistor or the driving transistor may be adjusted by the double gate structure, and accordingly, the inverter may be an enhancement/depletion (E/D) mode inverter. | 07-21-2011 |
In Taek Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20120012159 | Solar cell module and method for manufacturing the solar cell module, and mobile device with the solar cell module and method for manufacturing the mobile device - The present invention provides a solar cell module. The solar cell module includes a floodlight panel with a light transmission property; solar cells each of which has a light-receiving surface with electrode pads and a non-light-receiving surface opposite to the light-receiving surface, the solar cells being adhered to the floodlight panel so that the light-receiving surface faces the floodlight panel; and a conductive bonding film which is interposed between the floodlight panel and the solar cells and bonds the floodlight panel to the solar cells, wherein the conductive bonding film is used to electrically connect the electrode pads of the solar cells adjacent to one another. | 01-19-2012 |
Jae-Myeong Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20080260505 | CARRIER FOR CARRYING A PACKAGED CHIP AND HANDLER EQUIPPED WITH THE CARRIER - A carrier for carrying a packaged chip includes a housing having a holding space and at least one guiding hole. A guiding block ascends and descends along the guiding hole. A latch moves backwards and forwards as the guiding block ascends and descends to move into and out of the holding space. | 10-23-2008 |
20080260976 | CARRIER FOR CARRYING A PACKAGED CHIP AND HANDLER EQUIPPED WITH THE CARRIER - A carrier for carrying a packaged chip includes a housing having a space into which the packaged chip is placed and at least one guiding hole formed between outside and inside lateral surfaces thereof A moving block moves along the guiding hole and engages with a latch, which is also provided in the guiding hole. The latch rotates to hold and release a packaged chip placed into the space. Corresponding steps on the moving block and the latch prevent the latch from rotating when the moving block makes small movements caused by jolts or shocks. | 10-23-2008 |
20100302364 | THREE DIMENSIONAL SHAPE MEASUREMENT APPARATUS AND METHOD - A three dimensional shape measurement apparatus includes m projecting sections, each of which includes a light source and a grating element, and, while moving the grating element by n times, projects a grating pattern light onto a measurement target for each movement, wherein the ‘n’ and the ‘m’ are natural numbers greater than or equal to 2, an imaging section photographing a grating pattern image reflected by the measurement target, and a control section controlling that, while photographing the grating pattern image by using one of the m projecting sections, a grating element of at least another projecting section is moved. Thus, measurement time may be reduced. | 12-02-2010 |
20140010438 | THREE DIMENSIONAL SHAPE MEASUREMENT APPARATUS AND METHOD - A three dimensional shape measurement apparatus includes m projecting sections, each of which includes a light source and a grating element, and, while moving the grating element by n times, projects a grating pattern light onto a measurement target for each movement, wherein the ‘n’ and the ‘m’ are natural numbers greater than or equal to 2, an imaging section photographing a grating pattern image reflected by the measurement target, and a control section controlling that, while photographing the grating pattern image by using one of the m projecting sections, a grating element of at least another projecting section is moved. Thus, measurement time may be reduced. | 01-09-2014 |
Jaewhan Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20110092414 | COMPOSITION FOR TREATING VIRUS INFECTION DISEASE COMPRISING JAB1 - Disclosed is a composition for treating or preventing a viral infection or associated disease comprising a Jab1 protein, a nucleic acid having a nucleotide sequence coding for a Jab1 protein or a recombinant virus expressing a Jab1 protein. | 04-21-2011 |
Jaihyuk Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20110248317 | SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME - Provided are a semiconductor device and a method of fabricating the same. The semiconductor device includes lateral and upper hydrogen blocking patterns disposed to prevent hydrogen from diffusing into the cell array region. Accordingly, hydrogen is effectively prevented from being trapped in a tunnel dielectric, thereby improving the reliability of the semiconductor device. In the method, when a cell array contact plug is formed, a lateral hydrogen blocking pattern and an upper hydrogen blocking pattern are formed at the same time. Thus, an additional process for forming a hydrogen blocking pattern is unnecessary, thereby simplifying a process. | 10-13-2011 |
20130175693 | SEMICONDUCTOR DEVICES - A semiconductor device includes a substrate, at least one transistor integrated with the substrate, an interlayer insulating layer on the substrate, a conductive line extending within the interlayer insulating layer and electrically connected to the transistor, and at least one capping layer containing carbon in an amount of about 2 to about 7.5 atomic percent. The capping layer may cover the interlayer insulating layer in which the conductive line extends. | 07-11-2013 |
20150063037 | Non-Volatile Memory Devices and Related Operating Methods - Non-volatile memory devices and related methods are provided. The non-volatile memory devices include a memory cell array having a plurality of cell strings, each cell string including: a plurality of memory cells stacked in a direction perpendicular to a substrate, a ground selection transistor between the plurality of memory cells and the substrate, and a string selection transistor between the plurality of memory cells and a bit line; an address decoder coupled to the plurality of memory cells in the plurality of cell strings through word lines, to the string selection transistors in the plurality of cell strings through string selection lines, and to the ground selection transistors in the plurality of cell strings through a ground selection line; a read/write circuit coupled to the string selection transistors in the plurality of cell strings through the bit lines; and control logic configured to adjust a substrate voltage applied to the substrate such that threshold voltages of the ground selection transistors are higher than a predetermined level during read operations for at least one of the plurality of memory cells in the plurality of cell strings. | 03-05-2015 |
Jai-Hyuk Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20110222339 | NONVOLATILE MEMORY DEVICE FOR REDUCING INTERFERENCE BETWEEN WORD LINES AND OPERATION METHOD THEREOF - Provided are a nonvolatile memory device and a method of operating the same. The nonvolatile memory device in accordance with an embodiment of the inventive concept may include a string select line; a ground select line; a dummy word line adjacent to the ground select line; a first word line adjacent to the dummy word line; and a second word line disposed between the string select line and the first word line. The nonvolatile memory device is configured to apply a voltage to the dummy word line. When programming a memory cell connected to the first word line, a first dummy word line voltage lower than a voltage applied to the second word line is applied to the dummy word line. When programming a memory cell connected to the second word line, a second dummy word line voltage between a voltage applied to the first word line and the first dummy word line voltage is applied to the dummy word line. Accordingly, when a program operation is performed, a charge loss of a memory cell connected to a word line adjacent to a dummy word line can be reduced by changing a voltage applied to the dummy word line according to a select word line. | 09-15-2011 |
20120142177 | METHODS OF MANUFACTURING A WIRING STRUCTURE AND METHODS OF MANUFACTURING A SEMICONDUCTOR DEVICE - A method of manufacturing a wiring structure and a semiconductor device, the method of manufacturing a wiring structure including forming a first insulating interlayer on a substrate; forming a contact plug in an opening in the first insulating interlayer; forming a second insulating interlayer on the contact plug and the first insulating interlayer; removing a portion of the second insulating interlayer to form an opening therethrough such that the opening exposes the contact plug; filling a portion of the opening to form a wiring such that the wiring is electrically connected to the contact plug; and forming a diffusion barrier layer pattern on the wiring such that the diffusion barrier layer pattern fills a remaining portion of the opening. | 06-07-2012 |
20120318567 | WIRING STRUCTURES - A wiring structure includes a first plug extending through a first insulating interlayer on a substrate, a first wiring extending through a second insulating interlayer on the first insulating interlayer and the first wiring is electrically connected to the first plug, a diffusion barrier layer pattern on the first wiring and on the second insulating interlayer, a portion of the second insulating interlayer being free of being covered by the diffusion barrier layer pattern, a second plug extending through the diffusion barrier layer pattern, the second plug is in contact with the first wiring, and a second wiring electrically connected to the second plug. | 12-20-2012 |
Ji Hwan Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20120180136 | CONTENT MANAGEMENT METHOD AND APPARATUS OF MOBILE TERMINAL - A contents management method and apparatus of a mobile terminal provides improved security of private contents. A contents management method of a mobile terminal includes establishing a connection to at least one external terminal. The method also includes segmenting a content stored in the mobile terminal into segments and sharing the content by distributing the segments to the terminals. The method further includes integrating the segments distributed to the terminals into the content when a content execution command is input. The method still further includes storing the integrated content and deleting the integrated content in the mobile terminal when at least one of the terminals is disconnected. | 07-12-2012 |
20140344896 | METHOD AND APPARATUS FOR USING ELECTRONIC DEVICE - A method of using an electronic device is provided. The method includes comparing, when a request for an access to a resource of the electronic device is identified, a reliability level of a user and a security level of the resource and permitting the access to the resource when the reliability level is equal to or higher than the security level of the resource. | 11-20-2014 |
Jung-Bae Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20080277604 | BIOSENSOR USING MULTIPLE LIGHT SOURCES - Provided is a biosensor that uses multiple organic light emitting diodes (OLEDs) as light sources. The biosensor includes a transparent substrate, a plurality of OLEDs which are disposed on a first surface of the transparent substrate and are electrically separated from each other, and a photo detector above the transparent substrate that receives light emitted from a specimen disposed on the transparent substrate, wherein the specimen is disposed on a region of a second surface which is a surface opposite to the first surface of the transparent substrate. | 11-13-2008 |
20090091255 | White organic light emitting device - A white organic light emitting device (OLED) includes an anode, a first phosphorescent layer including a first host material and a first dopant disposed on the anode, a blue fluorescence layer including a blue host material and a blue dopant disposed on the first phosphorescent layer, and a second phosphorescent layer including a second host material and a second dopant disposed on the blue fluorescence layer. In addition, a triplet energy of the blue host material of the blue fluorescence layer is greater than both of a triplet energy of the first dopant of the first phosphorescent layer and a triplet energy of the second dopant of the second phosphorescent layer. | 04-09-2009 |
20100133517 | Organic Light Emitting Element and Organic Light Emitting Device Including the Same - An organic light emitting element and an organic light emitting device including the same is provided. At least one p-type or n-type overdoping layer is formed between two light emitting members forming a p-n junction in the organic light emitting element. | 06-03-2010 |
20100133994 | ORGANIC LIGHT EMITTING DIODE DISPLAY AND METHOD FOR MANUFACTURING THE SAME - An organic light emitting device and a manufacturing method thereof is provided. The organic light emitting device includes a first pixel that displays a first color, a second pixel that displays a second color, and a third pixel that displays a third color. The first pixel, the second pixel and the third pixel together form one pixel. Each of the first pixel, second pixel, and third pixel includes a pixel electrode having a transflective electrode, an organic emission layer on the pixel electrode that displays the first color, a common electrode on the third color organic emission layer, and a transparent supplementary member between the pixel electrode and the common electrode. | 06-03-2010 |
20100156280 | ORGANIC LIGHT EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME - The present invention relates to an organic light emitting device, wherein distances between pixel electrodes and common electrodes of a first pixel, a second pixel, and a third pixel are referred to as a first resonance distance, a second resonance distance, and a third resonance distance, respectively. A resonance order of a first color light for the first resonance distance is lower than at least one of resonance orders of a second color light and a third color light for the second resonance distance and the third resonance distance, respectively. | 06-24-2010 |
Jung Kee Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20090010429 | APPARATUS AND METHOD FOR TRANSMITTING AND RECEIVING VIDEO DATA IN DIGITAL BROADCASTING SERVICE - A method and apparatus for transmitting and receiving video data in a digital broadcast are provided. The digital broadcast transmitting method includes encrypting selected frames of video data into digital broadcast data, and transmitting the digital broadcast data. The digital broadcast receiving method includes receiving video data in a digital broadcast, decrypting encrypted frames of the received video data, and decoding the encrypted frames of the received video data and reproducing the decoded video data. | 01-08-2009 |
Junho Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20110086474 | METHOD OF MANUFACTURING THIN FILM TRANSISTOR SUBSTRATE - A method of manufacturing a thin film transistor substrate includes a first process in which a gate line pattern including a gate line and a gate electrode is formed with a first conductive material on a substrate using a first mask, a second process in which a first insulating layer is formed on the substrate and a data line pattern including a data line, a source electrode, and a drain electrode is formed with a second conductive material using a second mask, and a third process in which a second insulating layer is formed on the substrate and a pixel electrode connected to the drain electrode is formed on the second insulating layer with a third conductive material. | 04-14-2011 |
20110216275 | DISPLAY APPARATUS - A display apparatus includes a display-controlling substrate and an opposite substrate facing the display-controlling substrate. The display-controlling substrate includes a base substrate portion and has a display area and a peripheral area surrounding the display area with pixel units being formed in the display area of the display-controlling substrate. Each pixel unit includes a gate line segment extending in a first direction and having a respective first width (W | 09-08-2011 |
20130113766 | DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME - A display apparatus includes a plurality of first gate lines extended in a first direction and disposed on a substrate on which a plurality of pixels is disposed, a plurality of second gate line extended in a second direction to cross the first gate lines, a plurality of data lines disposed substantially parallel to the first gate lines, and a first insulating layer disposed between the first gate lines and the second gate lines and provided with a plurality of via holes to expose a portion of a corresponding first gate line of the first gate lines. Each of the first gate lines makes contact with a corresponding second gate line of the second gate lines through a corresponding via hole of the via holes. | 05-09-2013 |
Jun Keun Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20130045066 | TRAY FEEDER AND PART PROVIDING METHOD USING THE SAME - Provided are a tray feeder which provides parts to a part mounting device and parts providing method using the same. The tray feeder includes: a magazine which houses at least one tray for accommodating parts; an inserting/extracting member which inserts a tray into the magazine or extracts a tray from the magazine; a buffer member which is positioned above the magazine and supports a standby tray from which parts accommodated therein are to be mounted on a board by a part mounting device; and a feeding member which is positioned above the inserting/extracting member and provides a tray supported by the feeding member so that parts accommodated in the supported tray are adsorbed by the part mounting device, wherein the inserting/extracting member is elevated or lowered to insert a tray into the magazine or extract a tray from the magazine. | 02-21-2013 |
Junyong Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20120038616 | DISPLAY APPARATUS AND METHOD OF DRIVING THE SAME - A display apparatus includes: a display panel which displays an image based on a display mode; a data driver which provides data signals to the display panel; a gate driver which starts an operation thereof in response to a start signal, and comprises stages and at least two dummy stages, where the stages sequentially provides gate signals to the display panel; and a timing controller which selects a signal from the start signal and a reset signal based on the display mode and outputs the selected signal selected to the at least two dummy stages, where each stage receives a clock signal, a previous carry signal from a previous stage, a first subsequent carry signal from a first subsequent stage and a second subsequent carry signal from a second subsequent stage, and outputs a corresponding gate signal of the gate signals and a carry signal. | 02-16-2012 |
Jun-Yong Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20120146985 | METHOD OF DRIVING DISPLAY PANEL AND DISPLAY APPARATUS FOR PERFORMING THE SAME - A method of driving a display panel includes generating a gate on voltage, generating first and second gate off voltages based on an external voltage in a first operating mode, and first and second gate off voltages based on the gate on voltage in a second operating mode, generating a clock signal based on the gate on voltage and the second gate off voltage and outputting a gate voltage generated based on the clock signal and the first and second gate off voltages to a gate line of the display panel. | 06-14-2012 |
20120162187 | GATE DRIVE CIRCUIT AND DISPLAY APPARATUS HAVING THE SAME - A gate drive circuit includes a plurality of driving stages. An n-th (‘n’ is a natural number) driving stage includes a pull-up part, a carry part, a first pull-down part, a first pull-up/down control part and a second pull-up/down control part. The first pull-up/down control part applies a first power signal of an ON voltage to a control terminal of the pull-up part in a forward direction mode, and applies the first power signal of a second OFF voltage to a control terminal of the pull-up part in a reverse direction mode. The second pull-up/down control part applies a second power signal of the second OFF voltage to the control terminal of the pull-up part in the forward direction mode, and applies the second power signal of the ON voltage to the control terminal of the pull-up part in the reverse direction mode. | 06-28-2012 |
Keun-Hyo Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20090088096 | APPARATUS AND METHOD FOR POWER AMPLIFICATION IN WIRELESS COMMUNICATION SYSTEM - An apparatus and method for power amplification in a wireless communication system are provided. The apparatus includes an envelope generator for generating an envelope signal from a Radio Frequency (RF) signal, a switching controller for generating a first switching control signal by delta-sigma modulating the envelope signal, and for generating a second switching control signal by amplifying an error signal obtained from a difference between an envelope signal restored by filtering the modulated envelope signal and an original envelope signal and an amplifier for outputting a first output signal by amplifying a phase signal according to the first switching control signal, for outputting a second output signal by amplifying the phase signal according to the second switching control signal, and for combining the first output signal and the second output signal. Thus, high efficiency and high linearity can be accomplished in the power amplification. | 04-02-2009 |
20090215413 | APPARATUS AND METHOD FOR POWER TRANSMITTER IN WIRELESS COMMUNICATION SYSTEM - An apparatus and a method for an Envelope Elimination and Restoration (EER) power transmitter are provided. The apparatus includes a signal separator for splitting a transmit signal to an amplitude component and a phase component, an orthogonal modulator for modulating the phase component into a Radio Frequency (RF) signal, a bias modulator for linearly amplifying the amplitude component, for determining a bias voltage according to a magnitude of the amplitude component, and for providing a current generated using the determined bias voltage to a high-efficiency power amplifier and the high-efficiency power amplifier for amplifying the RF signal using the linearly amplified amplitude component as a drain bias voltage and using the generated current as a drain bias current. | 08-27-2009 |
Keun-Kyu Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20110025582 | DISPLAY DEVICE - A display device is provided, which includes, a plurality of pixels arranged in a matrix, each pixel including a first set of three primary color subpixels (R, G, B) and at least one of a second set of three primary color subpixels, (C, M, Y) wherein the first and the second sets of three primary colors have a complementary relation. | 02-03-2011 |
Kwanwoong Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20140223500 | METHOD AND SYSTEM FOR TRANSMITTING WIRELESSLY VIDEO IN PORTABLE TERMINAL - A method and a system for transmitting a video wirelessly in a portable terminal are provided. The method includes connecting a data channel to transmit a multimedia data and a control channel to transmit a control command when activating a wireless video transmission mode which may transmit the multimedia data wirelessly, and transmitting a transmission requested multimedia data to a reception terminal through the data channel when transmission of the multimedia data is requested, and transmitting a current volume information to the reception terminal through the control channel. | 08-07-2014 |
Kwan Woong Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20090097546 | SYSTEM AND METHOD FOR ENHANCED VIDEO COMMUNICATION USING REAL-TIME SCENE-CHANGE DETECTION FOR CONTROL OF MOVING-PICTURE ENCODING DATA RATE - Disclosed is a method for detecting a scene change in real time in order to control a moving-picture encoding data rate, the method including: dividing a current frame into a plurality of regions, and calculating a dissimilarity metric (DM) of each divided region; determining if the dissimilarity metric of each divided region is beyond a preset reference value; calculating the number of regions, the dissimilarity metric of which is beyond the preset value, in the current frame; and determining that a scene change occurs in the current frame, when the number of regions, the dissimilarity metric of which is beyond the reference preset value, is equal to or greater than a preset threshold value. | 04-16-2009 |
20100027617 | METHOD AND APPARATUS FOR COMPRESSING A REFERENCE FRAME IN ENCODING/DECODING MOVING IMAGES - Provided is a method of compressing a reference frame in encoding or decoding moving images. A reference frame to be compressed is divided into basic processing blocks. The basic processing blocks are divided into sub-blocks. A maximum value and a minimum value of pixels within each sub-block are calculated. A necessary bit length needed for compression of each sub-block is obtained based on a difference between the maximum value and the minimum value. An average bit length of the sub-blocks within the basic processing block is calculated based on the calculated necessary bit lengths of the sub-blocks. Bits are variably allocated to each sub-block by adjusting the necessary bit length of each sub-block so that the average bit length of the sub-blocks within a corresponding basic processing block is less than or equal to a preset required bit length. Each sub-block is compressed to the allocated bits. | 02-04-2010 |
20100046625 | APPARATUS AND METHOD FOR VIDEO ENCODING AND DECODING - A method and apparatus for encoding an image based on a video sensor structure are provided. The method includes acquiring an image to be encoded; separating the acquired image into respective color components; creating a predicted image for each of the color components, and creating a residual image between the predicted image and the acquired image; and performing transform encoding on each of the color components individually by applying the residual image to a transformation formula. | 02-25-2010 |
20100128108 | APPARATUS AND METHOD FOR ACQUIRING WIDE DYNAMIC RANGE IMAGE IN AN IMAGE PROCESSING APPARATUS - A method is provided for acquiring a Wide Dynamic Range (WDR) image in an image processing apparatus, in which images corresponding to each of consecutive frames are photographed with a stereo camera including at least two image pickup devices with different exposure times, a correlation between images photographed in each frame at different exposure times is checked, and the images photographed at the different exposure times are synthesized into one image based on the correlation. | 05-27-2010 |
20100135642 | APPARATUS AND METHOD FOR DISPLAYING AVAILABLE VIDEO PLAY TIMES BASED ON REMAINING BATTERY CAPACITY - A apparatus and method for displaying available video play times are provided. Information about a remaining battery capacity of a video playing apparatus and information about a resolution of a video file is received from a first signal input unit, and information contained in a codec-resolution mapping table is received from a second signal input unit. Available video play times associated with video decoding modes are acquired based on the information received from the first signal input unit and the information received from the second signal input unit. | 06-03-2010 |
20110274161 | IMAGE PROCESSING METHOD AND APPARATUS - Provided are an image processing apparatus and an image processing method. The image processing method includes: obtaining a reference block a having a first resolution and a differential block having the first resolution; transforming a resolution of a prediction block having the first resolution and a resolution of the differential block having the first resolution in order to generate a prediction block having a second resolution and a differential block having the second resolution, the prediction block having the first resolution and the differential block having the first resolution being generated based on a pixel value of the reference block having the first resolution; and synthesizing the generated prediction block having the second resolution and the generated differential block having the second resolution in order to generate a target block having the second resolution. | 11-10-2011 |
20110310969 | METHOD AND APPARATUS FOR IMAGE INTRA PREDICTION AND IMAGE DECODING METHOD AND APPARATUS USING THE SAME - An image intra prediction method and image intra prediction apparatus and a decoding apparatus and a decoding method using the image intra prediction method are provided. The image intra prediction method includes: backing up boundary pixel values adjacent to a block that is to be decoded; correcting the boundary pixel values adjacent to the block that is to be decoded based on correlations between the boundary pixels and pixels adjacent to the boundary pixels; predicting a block that is to be decoded according to an intra mode, from among a plurality of intra modes, based on the corrected boundary pixel values; and restoring the boundary pixel values from the backed-up values. | 12-22-2011 |
20120033728 | METHOD AND APPARATUS FOR ENCODING AND DECODING IMAGES BY ADAPTIVELY USING AN INTERPOLATION FILTER - The present invention relates to a method and to an apparatus for encoding and decoding images by adaptively using an interpolation filter in consideration of the characteristics of input images. The apparatus of the present invention comprises a prediction block-generating unit including a selector for adaptively selecting an interpolation filter for generating a prediction block in consideration of the context information of an input image block, a filter bank in which groups of interpolation filters are stored in correspondence with the context information, and a specific interpolation filter which is selected from the filter bank in accordance with the control of the selector, and which interpolates a reference image block associated with the input image block. | 02-09-2012 |
20120121232 | METHOD AND APPARATUS FOR REPRODUCING DATA - A method and apparatus for reproducing data are provided. The method and apparatus involve receiving a first signal for marking a desired reproduction position in media data; storing reproduction information for reproducing the media data from the desired reproduction position without searching for reference data in the media data; and reproducing the media data by using the reproduction information if a second signal is received so as to request the media data to be reproduced from the desired reproduction position. | 05-17-2012 |
20130312026 | MOVING-IMAGE PLAYING APPARATUS AND METHOD - An apparatus and a method for playing a plurality of moving images as one moving image are provided. The apparatus at a terminal includes a display unit for playing the plurality of moving images as one moving image and a controller for connecting the plurality of moving images through connection information for a respective one of the plurality of moving images to play the plurality of moving images as one moving image. The apparatus at a server includes a controller for connecting or converting the plurality of moving images as or into one moving image through connection information for a respective one of the plurality of moving images, and for performing a control operation to sequentially transmit the plurality of moving images according to the connection information in a streaming manner to a terminal, and a transmitter for sequentially transmitting the plurality of moving images to the terminal. | 11-21-2013 |
Kyoung Woon Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20090197500 | PIECE WITH MAGNETS FOR BUILDING A TOY - Provided is there a piece with a magnet for building a toy, and more particularly to a piece with a magnet for building a toy, the piece having at least two or more end and a magnet case having a magnet with south and north pole faces inside, rotatably provided on each end, capable of connecting to the other piece of the same construction, without sliding with respect to each other, by automatically enabling the north or south pole face of the one magnet to be opposite to the south or north pole face of the other magnet. | 08-06-2009 |
20100159794 | BUILDING BLOCK - A block for building is provided. The block may include a body, a case provided in the body, a holder movably provided within the case, and a magnet installed in the holder. The holder may include a sliding prevention part to provide for engagement with adjacent blocks together with the magnet. Adjacent blocks having such a construction may connect to each other to build a plurality of figures without movement of the blocks relative to each other. | 06-24-2010 |
Min-Hwan Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20090091497 | Apparatus and Method For Collaborative Location Awareness Based on Weighted Maximum Likelihood Estimation - Provided is an apparatus and method for collaborative location awareness based on weighted maximum likelihood estimation (MLE), which is configured to improve accuracy of location awareness between nodes in estimating a location of a blind node. The method includes exchanging location awareness information with a reference node and a location-estimated blind node among peripheral nodes when location awareness is requested, performing location estimation based on weighted MLE, performing location calculation by using the location awareness information and an estimate obtained through the location estimation, and providing location awareness results of blind nodes. | 04-09-2009 |
Min Kyu Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20100182184 | ANALOG-TO-DIGITAL CONVERTER AND ELECTRONIC SYSTEM INCLUDING THE SAME - An analog-to-digital converter includes a first logic unit and a second logic unit. The first logic unit is configured to receive a plurality of thermometer codes and inverse thermometer codes generated based on an analog signal received by the analog-to-digital converter and to generate a plurality of first digital codes that periodically repeat the same pattern based on a transition position of a logic value in each of the thermometer codes and the inverse thermometer codes. The second logic unit is configured to receive the plurality of first digital codes and to generate a plurality of second digital codes based on logic values of a plurality of bits among all bits of each of the first digital codes. | 07-22-2010 |
20100182185 | ANALOG-TO-DIGITAL CONVERSION CIRCUIT - An analog-to-digital conversion circuit includes a plurality of comparators and an averaging circuit. The averaging circuit is configured so that a length of a metal routing connected between output terminals of two comparators arranged on a leftmost side from among the plurality of comparators or a length of a metal routing connected between output terminals of two comparators arranged on a rightmost side from among the plurality of comparators is less than a length of a metal routing connected between output terminals of two comparators to which reference voltages having levels that are closest in magnitude are input. | 07-22-2010 |
Min Kyung Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20130166393 | ADVERTISEMENT PROVIDING SYSTEM AND METHOD FOR PROVIDING MOBILE DISPLAY ADVERTISEMENT - Provided is an advertisement providing system and method for providing a mobile display advertisement. The advertisement providing method may include receiving an advertisement and displaying the advertisement on a touch display, recognizing a touch gesture generated on the touch display, and displaying additional advertisement information of the advertisement on the touch display based on the recognized touch gesture. | 06-27-2013 |
Min-Sang Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20100240184 | METHOD OF FORMING BURIED GATE ELECTRODE - A method of forming a buried gate electrode prevents voids from being formed in a silicide layer of the gate electrode. The method begins by forming a trench in a semiconductor substrate, forming a conformal gate oxide layer on the semiconductor in which the trench has been formed, forming a first gate electrode layer on the gate oxide layer, forming a silicon layer on the first gate electrode layer to fill the trench. Then, a portion of the first gate electrode layer is removed to form a recess which exposed a portion of a lateral surface of the silicon layer. A metal layer is then formed on the semiconductor substrate including on the silicon layer. Next, the semiconductor substrate is annealed while the lateral surface of the silicon layer is exposed to form a metal silicide layer on the silicon layer. | 09-23-2010 |
20100240185 | Semiconductor device and method of manufacturing the same - A method of manufacturing a semiconductor device includes: forming a trench for forming buried type wires by etching a substrate; forming first and second oxidation layers on a bottom of the trench and a wall of the trench, respectively; removing a part of the first oxidation layer and the entire second oxidation layer; and forming the buried type wires on the wall of the trench by performing a silicide process on the wall of the trench from which the second oxidation layer is removed. As a result, the buried type wires are insulated from each other. | 09-23-2010 |
20110111292 | ELECTRODE COMPOSITION FOR INKJET PRINTING, AND ELECTRODE AND SECONDARY BATTERY PREPARED USING THE ELECTRODE COMPOSITION - An electrode composition for inkjet printing includes an electrode active material, a binder resin, and a solvent. An electrode and a secondary battery prepared by using the electrode use the printed electrode composition. A precise electrode pattern is formed by using an inkjet printing method since spreadability of the electrode composition is excellent. The secondary battery is a micro-thin type having increased electrode capacity and increased cycle lifespan which is prepared since coherence between the electrode composition and a current collector is excellent. | 05-12-2011 |
20110127462 | ELECTRODE COMPOSITION FOR INKJET PRINT, ELECTRODE PREPARED USING THE ELECTRODE COMPOSITION, AND LITHIUM BATTERY COMPRISING THE ELECTRODE - A negative electrode composition for inkjet print including beta phase TiO | 06-02-2011 |
20110159367 | NEGATIVE ELECTRODE INCLUDING METAL/METALLOID NANOTUBES, LITHIUM BATTERY INCLUDING THE NEGATIVE ELECTRODE, AND METHOD OF MANUFACTURING THE NEGATIVE ELECTRODE - A negative electrode includes nanotubes including a metal/metalloid, disposed on a conductive substrate, and having opened ends. A lithium battery includes the negative electrode. | 06-30-2011 |
20110269024 | ANODE ACTIVE MATERIAL, METHOD OF PREPARING THE SAME, ANODE INCLUDING THE ANODE ACTIVE MATERIAL, AND LITHIUM BATTERY INCLUDING THE ANODE - An anode active material including: a core having a molybdenum-based material; and a coating layer formed on at least a portion of a surface of the core, wherein the coating layer comprises at least one material selected from the group consisting of molybdenum oxynitride and molybdenum nitride, a method of preparing the same, and an anode and a lithium battery. | 11-03-2011 |
20120082877 | CATHODE, METHOD OF PREPARING THE SAME, AND LITHIUM BATTERY INCLUDING THE CATHODE - A cathode, a method of forming the cathode and a lithium battery including the cathode. The cathode includes a current collector and a cathode active material layer disposed on the current collector; the cathode active material layer includes a lithium transition metal oxide having a spinel structure, a conductive agent, and a binder; and at least a portion of a surface of the cathode active material layer is fluorinated. | 04-05-2012 |
20120104326 | Anode and lithium battery including anode - An anode includes an anode active material including a lithium titanium oxide, a binder, and 0 to about 2 parts by weight of a carbon-based conductive agent based on 100 parts by weight of the lithium titanium oxide. | 05-03-2012 |
20120121963 | FLEXIBLE BATTERY AND FLEXIBLE ELECTRONIC DEVICE INCLUDING THE SAME - A flexible battery and a flexible electronic device including the flexible battery as a power source. The flexible battery includes a cell stack comprising a plurality of unit cells, and an external casing sealing the cell stack, wherein each of the unit cells comprises a negative electrode, a positive electrode, an electrolyte layer disposed between the negative electrode and the positive electrode, and a first polymer film at least partially surrounding the negative electrode, the positive electrode, and the electrolyte layer. | 05-17-2012 |
20130004850 | NEGATIVE ACTIVE MATERIAL, NEGATIVE ELECTRODE INCLUDING THE SAME, LITHIUM BATTERY INCLUDING NEGATIVE ELECTRODE AND METHOD OF PREPARING NEGATIVE ACTIVE MATERIAL - A negative active material including an ordered porous manganese oxide, wherein pores of the ordered porous manganese oxide have bimodal size distribution, and a method of preparing the negative active material. The invention also includes a negative electrode including the negative active material and a lithium battery including the negative electrode. | 01-03-2013 |
20130009091 | COMPOSITE, METHOD OF MANUFACTURING THE COMPOSITE, ANODE ACTIVE MATERIAL INCLUDING THE COMPOSITE, ANODE INCLUDING THE ANODE ACTIVE MATERIAL, AND LITHIUM SECONDARY BATTERY INCLUDING THE ANODE - Provided are a composite including a lithium titanium oxide and a bismuth titanium oxide, a method of manufacturing the composite, an anode active material including the composite, an anode including the anode active material, and a lithium secondary battery having improved cell performance by including the anode. | 01-10-2013 |
20130022870 | ANODE ACTIVE MATERIAL INCLUDING A MULTILAYER METAL NANOTUBE, ANODE INCLUDING THE ANODE ACTIVE MATERIAL, LITHIUM BATTERY INCLUDING THE ANODE, AND METHOD OF PREPARING THE ANODE ACTIVE MATERIAL - An anode active material, an anode including the anode active material, a lithium battery including the anode, and a method of preparing the anode active material. The anode active material includes: a multilayer metal nanotube including: an inner layer; and an outer layer on the inner layer, wherein the inner layer includes a first metal having an atomic number equal to 13 or higher, and the outer layer includes a second metal different from the first metal. | 01-24-2013 |
20130071753 | COMPOSITE CATHODE ACTIVE MATERIAL, AND CATHODE AND LITHIUM BATTERY INCLUDING THE MATERIAL - A composite cathode active material including an overlithiated metal oxide having a layered structure, a material having an olivine structure, and one or more of: an inorganic material, and nitrogen atoms doped in the material having an olivine structure. The inorganic material includes a nitride or carbide of a non-transition metal. The composite cathode active material may be included in a cathode, and the cathode may be included in a lithium battery. | 03-21-2013 |
20130078517 | ELECTRODE ACTIVE MATERIAL, ELECTRODE COMPRISING THE SAME, LITHIUM BATTERY COMPRISING THE ELECTRODE, AND METHOD OF PREPARING THE ELECTRODE ACTIVE MATERIAL - An electrode active material, an electrode including the electrode active material, a lithium battery including the electrode, and a method of preparing the electrode active material. The electrode active material includes a core having at least one of a metal or a metal oxide that enables intercalation and deintercalation of lithium ions and a crystalline carbon thin film that is formed on at least a portion of a surface of the core. The electrode active material has a nano-structure. | 03-28-2013 |
20130112915 | COMPOSITE CATHODE ACTIVE MATERIAL, CATHODE AND LITHIUM BATTERY THAT INCLUDE THE COMPOSITE CATHODE ACTIVE MATERIAL, AND METHOD OF PREPARING THE COMPOSITE CATHODE ACTIVE MATERIAL - A composite cathode active material, a cathode and a lithium battery that include the composite cathode active material, and a method of preparing the composite cathode active material, the composite cathode active material including a compound having an olivine crystal structure; and an inorganic material, the inorganic material including at least one selected from the group of a metal carbonitride and a carbonitride. | 05-09-2013 |
20130115513 | ELECTRODE ACTIVE MATERIAL, PREPARATION METHOD THEREOF, AND ELECTRODE AND LITHIUM BATTERY CONTAINING THE SAME - An electrode active material includes a core capable of intercalating and deintercalating lithium; and a surface treatment layer disposed on at least a portion of a surface of the core, wherein the surface treatment layer includes a lithium-free oxide having a spinel structure, and an intensity of an X-ray diffraction peak corresponding to impurity phase of the lithium-free oxide, when measured using Cu—Kα radiation, is at a noise level of an X-ray diffraction spectrum or less. | 05-09-2013 |
20130119306 | COMPOSITE, METHOD OF MANUFACTURING THE COMPOSITE, NEGATIVE ELECTRODE ACTIVE MATERIAL INCLUDING THE COMPOSITE, NEGATIVE ELECTRODE INCLUDING THE NEGATIVE ELECTRODE ACTIVE MATERIAL, AND LITHIUM SECONDARY BATTERY INCLUDING THE SAME - A composite, method of manufacturing the composite, negative electrode active material including the composite, negative electrode including the negative electrode active material, and lithium secondary battery including the same, the composite including a lithium titanium oxide, and a bronze phase titanium oxide. | 05-16-2013 |
20130136984 | COMPOSITE NITRIDE, METHOD OF PREPARING THE SAME, ELECTRODE ACTIVE MATERIAL INCLUDING THE COMPOSITE NITRIDE, ELECTRODE INCLUDING THE ELECTRODE ACTIVE MATERIAL, AND LITHIUM SECONDARY BATTERY INCLUDING THE ELECTRODE - A composite nitride, a method of preparing the composite nitride, an electrode active material including the composite nitride, an electrode including the electrode active material, and a lithium secondary battery including the electrode, the composite nitride including a core material including a bronze-phase titanium oxide; and a nitrogen atom doped on at least part of the core material. | 05-30-2013 |
20130136998 | ELECTROLYTE COMPOSITION, GEL POLYMER ELECTROLYTE, AND LITHIUM BATTERY INCLUDING THE GEL POLYMER ELECTROLYTE - An electrolyte composition including a macro azo initiator containing a polyethylene oxide repeating unit, and a multi-functional urethane acrylate-based monomer, a gel polymer electrolyte including the electrolyte composition, and a lithium battery including the gel polymer electrolyte. | 05-30-2013 |
20130202968 | LITHIUM TITANIUM OXIDE, METHOD OF PREPARING THE SAME, NEGATIVE ELECTRODE INCLUDING THE SAME, AND LITHIUM BATTERY INCLUDING THE NEGATIVE ELECTRODE - A lithium titanium oxide spinel having a ratio of FWHM1/FWHM2 at a spinning rate of about 5 kHz to about 50 kHz of about 1.70 or less, wherein FWHM1 is a full width at half maximum of a | 08-08-2013 |
20130260205 | FLEXIBLE SECONDARY BATTERY - A flexible battery a first electrode layer, a first current collector layer disposed on the first electrode layer, where a plurality of through-holes is defined in the first current collector layer, a separator disposed on the first current collector layer, a second current collector layer disposed on the separator, where a plurality of through-holes is defined in the second current collector layer, and a second electrode layer disposed on the second current collector layer. | 10-03-2013 |
20130295431 | FLEXIBLE BATTERY AND FLEXIBLE ELECTRONIC DEVICE INCLUDING THE SAME - A flexible battery and a flexible electronic device including the flexible battery as a power source. The flexible battery includes a cell stack comprising a plurality of unit cells, and an external casing sealing the cell stack, wherein each of the unit cells comprises a negative electrode, a positive electrode, an electrolyte layer disposed between the negative electrode and the positive electrode, and a first polymer film at least partially surrounding the negative electrode, the positive electrode, and the electrolyte layer. | 11-07-2013 |
20140079979 | FLEXIBLE SECONDARY BATTERY - A flexible secondary battery includes an electrode stack structure. The electrode stack structure includes a first electrode layer including a first metal current collector, a second electrode layer including a second metal current collector, an isolation layer between the first electrode layer and the second electrode layer, connection tabs respectively extended from an end portion of the first metal current collector at a first end portion of the first electrode layer and an end portion of the second metal current collector at a first end portion of the second electrode layer; and a fixing element which fixes the end portions of the first and second metal current collectors only at a first end portion of the electrode stack structure. Second end portions of the first and second electrode layers opposite to the first end portions thereof are movable. | 03-20-2014 |
20140120418 | NEGATIVE ACTIVE MATERIAL, METHOD OF PREPARING THE SAME, NEGATIVE ELECTRODE INCLUDING THE SAME, AND LITHIUM SECONDARY BATTERY INCLUDING THE NEGATIVE ELECTRODE - A negative active material, a method of preparing the same, and a lithium secondary battery including the negative electrode. The negative active material includes a plurality of titanium oxide nanotubes, wherein the Raman shift of the negative active material includes a characteristic peak located at a Raman shift between about 680 cm | 05-01-2014 |
20140170467 | STACK TYPE BATTERY - A stack type battery includes a stack including: a plurality of cathode sheets; a plurality of anode sheets, which are alternately disposed with the cathode sheets; and a plurality of separators, where each of the separator is disposed between a corresponding cathode sheet of the cathode sheets and a corresponding anode sheet of the anode sheets, where the stack includes first to third protrusions, the first protrusion includes a portion of the cathode sheets which does not overlap the anode sheets and the separators, and the second protrusion includes a portion of the anode sheets which does not overlap the cathode sheets and the separators. | 06-19-2014 |
Minwoo Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20130299916 | SEMICONDUCTOR DEVICES AND METHODS FOR FABRICATING THE SAME - A semiconductor device includes a substrate including a first region and a second region, a first gate dielectric layer, a first lower gate electrode, and a first upper gate electrode sequentially stacked on the first region, a second gate dielectric layer, a second lower gate electrode, and a second upper gate electrode sequentially stacked on the second region, a first spacer disposed on a sidewall of the first upper gate electrode, a second spacer disposed on a sidewall of the second upper gate electrode, a third spacer covering the first spacer on the sidewall of the first upper gate electrode, and a fourth spacer covering the second spacer on the sidewall of the second upper gate electrode. At least one of a first sidewall of the first lower gate electrode and a second sidewall of the first lower gate electrode is in contact with the third spacer. | 11-14-2013 |
Min-Woo Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20080265371 | Capacitor Unit and Method of Forming the Same - A capacitor unit includes a first capacitor and a second capacitor. The first capacitor includes a first lower electrode, a first dielectric layer pattern and a first upper electrode sequentially stacked. The first capacitor includes a first control layer pattern for controlling a voltage coefficient of capacitance (VCC) of the first capacitor between the first lower electrode and the first dielectric layer pattern. The second capacitor includes a second lower electrode, a second dielectric layer pattern and a second upper electrode sequentially stacked. The second lower electrode is electrically connected to the first upper electrode, and the second upper electrode is electrically connected to the second lower electrode. The second capacitor includes a second control layer pattern for controlling a VCC of the second capacitor between the second lower electrode and the second dielectric layer pattern. | 10-30-2008 |
20090233434 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES - In semiconductor devices and methods of manufacturing semiconductor devices, a zirconium source having zirconium, carbon and nitrogen is provided onto a substrate to form an adsorption layer of the zirconium source on the substrate. A first purging process is performed to remove a non-adsorbed portion of the zirconium source. An oxidizing gas is provided onto the adsorption layer to form an oxidized adsorption layer of the zirconium source on the substrate. A second purging process is performed to remove a non-reacted portion of the oxidizing gas. A nitriding gas is provided on the oxidized adsorption layer to form a zirconium carbo-oxynitride layer on the substrate, and a third purging process is provided to remove a non-reacted portion of the nitriding gas. | 09-17-2009 |
20090246949 | Methods of manufacturing semiconductor devices - In a semiconductor device and a method of manufacturing a semiconductor device, a lower electrode is formed on a semiconductor substrate. A first zirconium oxide layer is formed on the lower electrode by performing a first deposition process using a first zirconium source and a first oxidizing gas. A zirconium carbo-oxynitride layer is formed on the first zirconium oxide layer by performing a second deposition process using a second zirconium source, a second oxidizing gas and a nitriding gas, and an upper electrode is formed on the zirconium carbo-oxynitride layer. A zirconium oxide-based composite layer having a high dielectric constant and a thin equivalent oxide thickness can be obtained. | 10-01-2009 |
20100207243 | Semiconductor device and method of fabricating the same - A semiconductor device including a substrate; a bottom electrode on the substrate; a first dielectric layer on the bottom electrode, the first dielectric layer including a first metal oxide including at least one of Hf, Al, Zr, La, Ba, Sr, Ti, and Pb; a second dielectric layer on the first dielectric layer, the second dielectric layer including a second metal oxide including at least one of Hf, Al, Zr, La, Ba, Sr, Ti, and Pb, wherein the first metal oxide and the second metal oxide are different materials; a third dielectric layer on the second dielectric layer, the third dielectric layer including a metal carbon oxynitride; and an upper electrode on the third dielectric layer. | 08-19-2010 |
20100207247 | Semiconductor Integrated Circuit Device and Method of Fabricating the Same - A semiconductor integrated circuit device includes a lower electrode formed on a substrate, a first dielectric layer formed of a metal nitride layer, a metal oxynitride layer, or a combination thereof, on the lower electrode, a second dielectric layer formed on the first dielectric layer that includes a zirconium oxide layer, and an upper electrode formed on the second dielectric layer. | 08-19-2010 |
20120070975 | Methods of Forming Gate Structure and Methods of Manufacturing Semiconductor Device Including the Same - A method of forming agate structure having an improved electric characteristic is disclosed. A gate insulating layer is formed on a substrate and a metal layer is formed on the gate insulating layer. Then, an amorphous silicon layer is formed on the metal layer by a physical vapor deposition (PVD) process. An impurity doped polysilicon layer is formed on the amorphous silicon layer. Formation of an oxide layer at an interface between the amorphous silicon layer and the metal layer may be prevented. | 03-22-2012 |
20130280881 | METHOD OF FABRICATING A SEMICONDUCTOR DEVICE - A semiconductor device including a substrate; a bottom electrode on the substrate; a first dielectric layer on the bottom electrode, the first dielectric layer including a first metal oxide including at least one of Hf, Al, Zr, La, Ba, Sr, Ti, and Pb; a second dielectric layer on the first dielectric layer, the second dielectric layer including a second metal oxide including at least one of Hf, Al, Zr, La, Ba, Sr, Ti, and Pb, wherein the first metal oxide and the second metal oxide are different materials; a third dielectric layer on the second dielectric layer, the third dielectric layer including a metal carbon oxynitride; and an upper electrode on the third dielectric layer. | 10-24-2013 |
20140273392 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF FABRICATING THE SAME - A semiconductor integrated circuit device includes a lower electrode formed on a substrate, a first dielectric layer formed of a metal nitride layer, a metal oxynitride layer, or a combination thereof, on the lower electrode, a second dielectric layer formed on the first dielectric layer that includes a zirconium oxide layer, and an upper electrode formed on the second dielectric layer. | 09-18-2014 |
Se Kyong Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20130066467 | SERVICE SCENARIO EDITING APPARATUS FOR AN INTELLIGENT ROBOT, METHOD FOR SAME, INTELLIGENT ROBOT APPARATUS AND SERVICE-PROVIDING METHOD FOR AN INTELLIGENT ROBOT - The present invention relates to a service scenario editing apparatus for an intelligent robot, to a method for same, to an intelligent robot apparatus and to a service providing method for an intelligent robot. More particularly, the service scenario editing apparatus comprises: an event editing unit which enables an inputted event and a service providing action to correspond to one another in consideration of a variety of environments, users, states or the like, in order to set states, and interconnects the set states with each other such that the event being inputted to the intelligent robot is edited to enable the intelligent robot to provide a service in accordance with the scenario established by a user, an action editing unit which edits an action of the intelligent robot for providing a service; a state editing unit which interconnects the event edited by the event editing unit and the action edited by the action editing unit; and a scenario editing unit which interconnects the states edited by the state editing unit to edit a service scenario for an intelligent robot apparatus. | 03-14-2013 |
20140136302 | SYSTEM AND METHOD FOR OPERATING A SMART SERVICE ROBOT - The present invention relates to a system and method for operating a smart service robot. The system comprises: an integrated control server for storing and managing a plurality of service applications and providing a relevant service application according to a service application request from an intelligent service robot; and the intelligent service robot for requesting a specific service application from the integrated control server and downloading the application in order to provide a corresponding service. Accordingly, according to the present invention, when a user using the intelligent service robot needs an application which is related to the operation of the intelligent service robot and which is for a specific purpose, the application for the specific purpose may be easily downloaded online in order to be applied to the intelligent service robot of the user. Thus, the services that the robot provides may be optimized for certain purposes and used. | 05-15-2014 |
20140137688 | ROBOT NECK JOINT STRUCTURE - The present invention relates to a robot neck joint structure including: a head plate of a robot; a rolling drive unit for supporting the head plate and performing a rolling motion in a left and right direction; a pitching drive unit for supporting the rolling drive unit and the head plate and performing a pitching motion in a forward and backward direction; and a yawing drive unit for supporting the pitching drive unit, the rolling drive unit and the head plate and performing axial rotation at the same place. Therefore, since composite movements such as rolling, pitching and yawing of a head plate are allowed in order to implement motions like movement of a head of a human being, motions and expressions similar to the movement of a head of a human being can be implemented, and familiarity of persons to robots can be increased by stimulating interest and curiosity about the robots through a variety of performances. | 05-22-2014 |
Se Kyung Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20120146906 | PROMOTABLE INTELLIGENT DISPLAY DEVICE AND PROMOTING METHOD THEREOF - A promotable intelligent display device includes: an image output means outputting character and promotion images; a camera taking pictures of people; an image recognition means receiving the taken image, and outputting contextual information source among information on position of people, moving direction, distance, number, and size; a controlling means specifying a promotion target at time intervals based on the contextual information, determining driving information on the direction and speed of rotation of the image output means based on the information on moving direction and position of the promotion target, and determining promotion activities by the distance, number, and size of the promotion target; a voice output means outputting promotion and character voices based on the promotion activities; and a driving means connected with the image output means by connection shaft to enable the rotation of the image output means by controlling a shaft based on the driving information and promotion activities. | 06-14-2012 |
20130014055 | DEVICE AND METHOD FOR INDUCING USE - The device for inducing use according to the present invention comprises an input unit for receiving user input, an event storage unit for storing a plurality of events which can be perceived by the user, an event extraction unit for extracting one of the events stored in the event storage unit if the user input is sensed at the input unit, and an event expression unit for displaying the event extracted from the event extraction unit to the user; thereby making it possible to induce the user to use the input unit in an enjoyably engaged fashion. | 01-10-2013 |
20150073772 | MULTILINGUAL SPEECH SYSTEM AND METHOD OF CHARACTER - The present invention relates to multilingual speech system and method, wherein a two-dimensional or three-dimensional character speaks to express messages in multiple languages according to surroundings whereby messages such as consultations or guide services or the like can be precisely delivered through the character. To accomplish the objective, the multilingual speech system of the character according to the present invention includes a context-aware unit to recognize the surroundings; a conversation selection unit to select spoken words in accordance with the recognized surroundings; a Unicode multilingual database in which the spoken words are stored in Unicode-based multiple languages according to languages of respective nations; a behavior expression unit to express behaviors in accordance with the selected spoken words; and a work processing unit to synchronize and express the selected spoken words and the behaviors according to the spoken words. | 03-12-2015 |
Seok Pyo Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20090163013 | Method for Forming Gate of Non-Volatile Memory Device - Provided is a method for forming a gate of a non-volatile memory device. A tunneling layer, a charge trapping layer, a blocking layer, and a control gate layer are formed on a semiconductor substrate. A hard mask is formed on the control gate layer. The hard mask defines a region on which a gate is formed. A gate pattern is formed by etching the control gate layer, the blocking layer, the charge trapping layer, and the tunneling layer. A damage compensation layer on a side of the gate pattern is formed using ultra low pressure plasma of a pressure range from approximately 1 mT to approximately 100 mT. | 06-25-2009 |
20090186456 | Method of Manufacturing Semiconductor Device using Salicide Process - A method for manufacturing a semiconductor device using a salicide process, which includes forming a gate dielectric layer over a silicon substrate including a PMOS region and an NMOS region; forming a first silicon pattern in the NMOS region and a second silicon pattern in the PMOS region; forming a first metal layer that is in contact with the first silicon pattern and the exposed first portion of the silicon substrate; and forming a first gate, a first junction, a second gate, and a second junction by performing a heat treatment to silicify the respective first and second silicon patterns and the silicon substrate. | 07-23-2009 |
Sunghak Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20110103360 | LOCATION TRACKING SYSTEM AND METHOD OF WIRELESS DEVICE USING WIRELESS LAN ACCESS POINT - Provided are real time location tracking system and method of a wireless device using a wireless LAN AP, the system and method include measuring intensities of APs that are currently detected by the wireless device of which location is to be estimated, collecting ADD, constructing RDLE including locations, a list of APs corresponding to the locations, signal intensities of the APs, and reliabilities of the APs, storing the RDLE, comparing the RDLE with the ADD, and estimating the location of the wireless device, which realizes seamless location tracking technology indoors and outdoors, thereby providing a variety of location tracking services. | 05-05-2011 |
20120106571 | METHOD AND APPARATUS FOR TRANSMITTING DATA - A method and an apparatus for transmitting data are provided. The method and the apparatus for transmitting data obtain reception information of a packet received by a reception apparatus on a virtual machine installed on an operating system of the data transmission apparatus, calculate a next sending rate based on the reception information, and transmit a packet according to the next sending rate. | 05-03-2012 |
20120307636 | METHOD AND APPARATUS FOR CONTROLLING STREAM TO RECEIVE DATA IN PARALLEL - Provided are a method and an apparatus for controlling streams to receive data in parallel. The method includes receiving data in parallel using a plurality of connected streams, calculating a network congestion rate using a change in a transmission speed of data received through each of the plurality of streams, adjusting a number of connections of the plurality of streams based on the calculated network congestion rate, and receiving the data in parallel using the adjusted number of streams. | 12-06-2012 |
20130138771 | APPARATUS AND METHOD FOR TRANSMITTING DATA - Provided are an apparatus and a method for transmitting data and an apparatus and a method for receiving data. The apparatus for transmitting data includes: a disk reader which divides a file block into one or more microblocks, reads data, from the plurality of files, corresponding to sizes of the one or more microblocks, and records the read data in the one or more microblocks in sequence; and a communication unit which, if the read data is recorded in the one or more microblocks included in the file block, transmits the file block to a data receiving apparatus. | 05-30-2013 |
Sung-Hak Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20120110205 | APPARATUS AND METHOD FOR ENSURING FAIRNESS OF UDP DATA TRANSMISSION IN ETHERNET ENVIRONMENT - Provided are an apparatus and method for ensuring fairness of user datagram protocol (UDP) data transmission in an Ethernet environment. Transmission control protocol (TCP) transmission rate calculator calculates a current TCP transmission rate based on amount of a TCP data stream transmitted in real time from a transmission apparatus and received by a reception apparatus. TCP transmission rate calculator calculates the optimum transmission rate on the basis of the received amount of a TCP data stream transmitted to the reception apparatus before UDP data transmission of the transmission apparatus is started. When UDP data is transmitted from a transmission apparatus to a reception apparatus, a TCP data stream for determining fairness is transmitted together, so that the apparatus and method can be simplified by adding only the TCP stream without an additional module for estimating a queuing delay time on the basis of a round-trip time (RTT) and so on. | 05-03-2012 |
20130136002 | APPARATUS AND METHOD FOR TRANSMITTING DATA AND METHOD FOR DETERMINATION OF TRANSMISSION RATE - Disclosed is a data transmitter including: a plurality of write tasks configured to transmit data in parallel to a receiver over a network; and a control task configured to control the plurality of write tasks so that the plurality of write tasks are operated in a fixed transmission rate operation mode or a variable transmission rate operation mode in which a transmission rate varies depending on network conditions. Thus, network bandwidth can be efficiently shared with cross traffic even when a parallel TCP stream is used. | 05-30-2013 |
20140189470 | APPARATUS AND METHOD FOR DATA TRANSMISSION - Provided are a data transmission apparatus and a method for the data transmission apparatus to transmit a plurality of packets constituting transmission data to a receiving end. The data transmission apparatus for transmitting a plurality of packets constituting transmission data to a receiving end includes a packet-specific weight calculator configured to calculate packet-specific weights of respective transmission-scheduled original packets at a current time point among the plurality of packets, a packet converter configured to generate one or more error recovery packets from the original packets according to the calculated packet-specific weights, and a transmitter configured to transmit the error recovery packets to the receiving end using a plurality of sessions capable of transmission. | 07-03-2014 |
Tae Hoon Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20130170209 | OPTICAL SEMICONDUCTOR LIGHTING APPARATUS - An optical semiconductor lighting apparatus having at least one or more clamping units are formed along a longitudinal direction of a race way. A first sealing unit finishes both ends of a housing attached to or detached from the clamping unit. A second sealing unit surrounds upper and lower portions of both edges of an optical member disposed on the bottom surface of the housing. A wireless communication unit receives a dimming signal through a wireless communication network, and outputs the received dimming signal to a power supply unit. The power supply unit supplies a DC voltage to the light emitting module to control the illuminance of the light emitting module according to the dimming signal input from the wireless communication unit. | 07-04-2013 |
20130200796 | HEAT SINK AND LED ILLUMINATING APPARATUS COMPRISING THE SAME - A light emitting diode (LED) illuminating apparatus including a heat sink, a light emitting module, a power connection portion, a translucent cover and a wiring path. The heat sink has a plurality of heat dissipation fins. The light emitting module is positioned on an upper portion of the heat sink. The power connection portion is positioned below a lower portion of the heat sink. The translucent cover is mounted to cover an upper portion of the light emitting module. The wiring path is formed in the heat sink so as to accommodate a wire for electrically connecting the power connection portion and the light emitting module. In the LED illuminating apparatus, the light emitting module emits light by directly receiving AC power supplied through the wire accommodated in the wiring path. | 08-08-2013 |
20140036504 | OPTICAL SEMICONDUCTOR ILLUMINATING APPARATUS - Embodiments of the invention provide an optical semiconductor illuminating apparatus, which includes a heat dissipating base; a light emitting module comprising at least one semiconductor light emitting device and mounted on a lower side of the heat dissipating base; and a plurality of heat dissipating fins each having opposite edges protruding from opposite sides of the heat dissipating base and being mounted on an upper surface of the heat dissipating base. | 02-06-2014 |
20140247598 | HEAT SINK AND LED ILLUMINATING APPARATUS COMPRISING THE SAME - A light emitting diode (LED) illuminating apparatus including a heat sink, a light emitting module, a power connection portion, a translucent cover and a wiring path. The heat sink has a plurality of heat dissipation fins. The light emitting module is positioned on an upper portion of the heat sink. The power connection portion is positioned below a lower portion of the heat sink. The translucent cover is mounted to cover an upper portion of the light emitting module. The wiring path is formed in the heat sink so as to accommodate a wire for electrically connecting the power connection portion and the light emitting module. In the LED illuminating apparatus, the light emitting module emits light by directly receiving AC power supplied through the wire accommodated in the wiring path. | 09-04-2014 |
20150036331 | OPTICAL SEMICONDUCTOR BASED ILLUMINATING APPARATUS - An optical semiconductor illuminating apparatus capable of being simply installed and built, easily detecting a fault generation point, being simply repaired and replaced, and being compactly implemented. A bracket assembly having a power supply embedded therein is mounted at an upper side of a heat sink including a fixed unit, the power supply is seated on the heat sink including the fixed unit, a plurality of heat radiation fins protrude from an inner surface of the heat sink, and an upper surface of the power supply is disposed at a position higher than or equal to that of an edge of an upper end portion of the heat sink. | 02-05-2015 |
Tae-Joong Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20120206988 | NEGATIVE VOLTAGE GENERATOR AND SEMICONDUCTOR MEMORY DEVICE - A negative voltage generator includes a variable-capacitance negative voltage generating unit, a switching unit and a positive voltage applying unit. The negative voltage generating unit includes a plurality of coupling capacitors for varying the capacitance in which the negative voltage is charged. The negative voltage generating unit selects at least one coupling capacitor of the plurality of coupling capacitors according to the number of rows (size) of a memory bank to which data is written, and charges the at least one selected coupling capacitor to a negative voltage. The switching unit selects one bitline of a bitline pair having complementary first and second bitlines in response to the data, and connects the at least one selected coupling capacitor to the selected bitline. The positive voltage applying unit applies a positive (high) voltage to an other bitline of the bitline pair. | 08-16-2012 |
20120206989 | SEMICONDUCTOR MEMORY DEVICES WITH A POWER SUPPLY - A semiconductor device includes a virtual power supplier, a driving signal generator and a load driver. The virtual power supplier boosts a driving voltage to generate a virtual voltage. The driving signal generator generates a driving signal based on the virtual voltage, such that the driving signal has a voltage level that is reinforced as compared with a voltage level of the driving voltage. The load driver drives a load based on the driving voltage and the driving signal. | 08-16-2012 |
20140001564 | SEMICONDUCTOR INTEGRATED CIRCUIT, METHOD OF DESIGNING THE SAME, AND METHOD OF FABRICATING THE SAME | 01-02-2014 |
20140085966 | FIELD EFFECT TRANSISTORS INCLUDING ASYMMETRICAL SILICIDE STRUCTURES AND RELATED DEVICES - A fin Field Effect Transistor (finFET) can include a source region and a drain region of the finFET. A gate of the finFET can cross over a fin of the finFET between the source and drain regions. First and second silicide layers can be on the source and drain regions respectively. The first and second silicide layers can include respective first and second surfaces that face the gate crossing over the fin, where the first and second surfaces are different sizes. | 03-27-2014 |
20140101395 | SEMICONDUCTOR MEMORY DEVICES INCLUDING A DISCHARGE CIRCUIT - Semiconductor memory devices are provided. Each of the semiconductor memory devices may include first and second memory cells. The first memory cell may be connected to a bit line and a complementary bit line. Moreover, each of the semiconductor memory devices may include a discharge circuit connected to the first memory cell via the bit line and the complementary bit line. The discharge circuit may be configured to discharge the first memory cell during a read or write operation of the second memory cell. | 04-10-2014 |
20140241046 | SEMICONDUCTOR MEMORY DEVICES WITH A POWER SUPPLY - A semiconductor device includes a virtual power supplier, a driving signal generator and a load driver. The virtual power supplier boosts a driving voltage to generate a virtual voltage. The driving signal generator generates a driving signal based on the virtual voltage, such that the driving signal has a voltage level that is reinforced as compared with a voltage level of the driving voltage. The load driver drives a load based on the driving voltage and the driving signal. | 08-28-2014 |
20140374828 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME - A semiconductor device includes first and second memory cell regions adjacent to each other on a substrate. At least one active base and a shallow trench isolation may be sequentially laminated at a boundary between the first and second memory cell regions. First and second active fins are formed on respective sides of the shallow trench isolation, and the first and second active fins projecting from the active base. At least one deep trench isolation is formed on one side of the active base. | 12-25-2014 |
20140380256 | DOUBLE PATTERNING LAYOUT DESIGN METHOD - A double patterning layout design method comprises defining critical paths comprising a first path and a second path on a schematic circuit, and defining a double patterning layout divided into a first mask layout having a first color and a second mask layout having a second color, the double patterning layout corresponding to the schematic circuit. The defining of the double patterning layout comprises anchoring the critical paths on the schematic circuit. | 12-25-2014 |
U-Hun Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20100040681 | Oral Sustained-Release Triple Layer Tablet - The present invention relates to an oral sustained-release triple layer tablet, more particularly, a triple layer tablet consisting of an inner immediate-release layer containing a pharmaceutically active ingredient and two outer layers containing swellable polymers. Upon exposure to aqueous media, the two outer layers swell to form gelled layers surrounding the lateral side of the inner layer rapidly, thereby control effectively the release of the pharmaceutically active ingredient from the inner immediate-release layer. | 02-18-2010 |
Yang Hee Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20120168803 | SEMICONDUCTOR LIGHT-EMITTING DIODE AND A PRODUCTION METHOD THEREFOR - Provided is a semiconductor light-emitting diode including a semiconductor layer having a light-emitting structure; and an ohmic electrode incorporating a nanodot layer, a contact layer, a diffusion-preventing layer and a capping layer on the semiconductor layer. The nanodot layer is formed on the N-polar surface of the semiconductor layer and is formed from a substance comprising at least one of Ag, Al and Au. Also provided is a production method therefor. In the ohmic electrode which has the multi-layer structure comprising the nanodot layer/contact layer/diffusion-preventing layer/capping layer in the semiconductor light-emitting diode of this type, the nanodot layer constitutes the N-polar surface of a nitride semiconductor and improves the charge-injection characteristics such that outstanding ohmic characteristics can be obtained. | 07-05-2012 |
20130126929 | METHOD FOR MANUFACTURING NANO-IMPRINT MOULD, METHOD FOR MANUFACTURING LIGHT-EMITTING DIODE USING THE NANO IMPRINT MOULD MANUFACTURED THEREBY, AND LIGHT-EMITTING DIODE MANUFACTURED THEREBY - A method of manufacturing a light emitting diode, includes a process of forming an n-type nitride semiconductor layer, a light emitting layer, and a p-type nitride semiconductor layer on a temporary substrate, a process of forming a p-type electrode on the p-type nitride semiconductor layer, a process of forming a conductive substrate on the p-type electrode, a process of removing the temporary substrate to expose the n-type nitride semiconductor layer, a process of forming a nanoimprint resist layer on the n-type nitride semiconductor layer, a process of pressing the nanoimprint mold on the nanoimprint resist layer to transfer the nano-pattern onto the nanoimprint resist layer, and a process of separating the nanoimprint mold from the nanoimprint resist layer having the nano-pattern and etching a portion of the nanoimprint resist layer having the nano-pattern to form an n-type electrode. | 05-23-2013 |
20130161685 | METHOD FOR MANUFACTURING NANO-IMPRINT MOULD, METHOD FOR MANUFACTURING LIGHT-EMITTING DIODE USING THE NANO IMPRINT MOULD MANUFACTURED THEREBY, AND LIGHT-EMITTING DIODE MANUFACTURED THEREBY - A method of manufacturing a light emitting diode, includes a process of forming an n-type nitride semiconductor layer, a light emitting layer, and a p-type nitride semiconductor layer on a temporary substrate, a process of forming a p-type electrode on the p-type nitride semiconductor layer, a process of forming a conductive substrate on the p-type electrode, a process of removing the temporary substrate to expose the n-type nitride semiconductor layer, a process of forming a nanoimprint resist layer on the n-type nitride semiconductor layer, a process of pressing the nanoimprint mold on the nanoimprint resist layer to transfer the nano-pattern onto the nanoimprint resist layer, and a process of separating the nanoimprint mold from the nanoimprint resist layer having the nano-pattern and etching a portion of the nanoimprint resist layer having the nano-pattern to form an n-type electrode. | 06-27-2013 |
20130221324 | SEMICONDUCTOR LIGHT EMITTING DIODE HAVING OHMIC ELECTRODE STRUCTURE AND METHOD OF MANUFACTURING THE SAME - Embodiments of the invention provide a semiconductor light emitting diode having an ohmic electrode structure, and a method of manufacturing the same. The semiconductor light emitting diode includes a light emitting structure having an upper surface constituting an N-face; and an ohmic electrode structure located on the light emitting structure. Here, the ohmic electrode structure includes a lower diffusion preventing layer, a contact layer, an upper diffusion preventing layer, and an Al protective layer from the N-face of the light emitting structure. | 08-29-2013 |
Yeon Seok Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20110254620 | POWER INTERFACE CIRCUIT OF CONTACT IC CARD READER - A power interface circuit of a contact integrated circuit (IC) card reader is provided. The power interface circuit includes a power control unit configured to invert, amplify and output a power control signal supplied from the outside, a switching diode unit configured to control on and off operations of a ground terminal transistor in a complementary transistor unit in response to an output signal of the power control unit, the complementary transistor unit in which complementary transistors transfer a power supply terminal voltage to a power output unit or mute a card power supply terminal of the power output unit to a ground voltage level while operating inversely to each other in response to a control signal directly input from the power control unit and a control signal input through the switching diode unit, and the power output unit configured to output a voltage input through the complementary transistor unit to a card power supply terminal of an IC card or maintain the card power supply terminal at the ground voltage level in response to operation of the complementary transistor unit. | 10-20-2011 |
Yong Ho Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20090238186 | Interface system and method of controlling thereof - Provided are an interface system and a method of controlling the interface system. The interface system may include a memory, a first processor, a second processor, and an interface unit. The memory may be configured to store received data in packets. The first processor may be configured to analyze a header of each of the packets to obtain analysis information. The second processor may be configured to receive and process a payload of the packet that includes the analyzed header and the payload. The interface unit may be configured to transmit only the payload to the second processor based on the analysis information. Since the interface system and the method may directly transmit only the payload of the packet to the processor without copying the payload to a separate memory, memory usage efficiency and system performance may be improved and power consumption may be reduced. | 09-24-2009 |
Young-Hee Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20090127717 | Semiconductor module - A semiconductor module may include a circuit substrate with a first die on the circuit substrate and a second die on the first die. The first die may include at least one first data input/output pad on a first peripheral portion of the first die and at least one first control/address pad on a third peripheral portion, the third peripheral portion being separate from the first peripheral portion of the first die. The second die may include at least one second data input/output pad on a second peripheral portion and at least one second control/address pad on a fourth peripheral portion. The second peripheral portion of the second die is not overlapped with the first peripheral portion of the first die in plan view. The fourth peripheral portion of the second die overlaps at least a portion of the third peripheral portion of the first die. | 05-21-2009 |
20110260646 | LEAD FRAME FOR LIGHT EMITTING DEVICE PACKAGE, LIGHT EMITTING DEVICE PACKAGE, AND ILLUMINATION APPARATUS EMPLOYING THE LIGHT EMITTING DEVICE PACKAGE - Lead frames for light emitting device packages, light emitting device packages, and illumination apparatuses employing the light emitting device packages. The lead frame including a plurality of mounting portions on which a plurality of light emitting device chips are mounted; a plurality of connection portions for circuit connecting the plurality of light emitting device chips; a terminal portion extended from the plurality of connection portions. The light emitting device package is formed by directly mounting the plurality of light emitting device chips on the lead frame and packaging the mounted light emitting device chips on the lead frame. The lead frame includes a plurality of connection portions for circuit connecting the plurality of light emitting device chips and a terminal portion in which a part of a circuit thereof is exposed. | 10-27-2011 |
20110267814 | ILLUMINATION APPARATUS EMPLOYING LIGHT-EMITTING DEVICE PACKAGE - An illumination apparatus includes a light source unit comprising at least one light source module comprising a plurality of light-emitting device chips and a lead frame on which the light-emitting device chips are mounted and which connects the mounted light-emitting device chips; a diffusion cover having an interior space in which the light source module is accommodated and diffusing light emitted from the light source module; and an installation portion formed adjacent to the diffusion cover to install the light source module. | 11-03-2011 |
20120104631 | SEMICONDUCTOR MODULE - A semiconductor module may include a circuit substrate with a first die on the circuit substrate and a second die on the first die. The first die may include at least one first data input/output pad on a first peripheral portion of the first die and at least one first control/address pad on a third peripheral portion, the third peripheral portion being separate from the first peripheral portion of the first die. The second die may include at least one second data input/output pad on a second peripheral portion and at least one second control/address pad on a fourth peripheral portion. The second peripheral portion of the second die is not overlapped with the first peripheral portion of the first die in plan view. The fourth peripheral portion of the second die overlaps at least a portion of the third peripheral portion of the first die. | 05-03-2012 |
20120267647 | LIGHT EMITTING DEVICE MODULE AND METHOD OF MANUFACTURING THE SAME - A light emitting device (LED) module, and manufacturing method of the same, which may be applied to various applications is provided. The LED module may be miniaturized by directly mounting an LED and a lens unit on a substrate, and price competitiveness may be enhanced by lowering a fraction defective and increasing yield of the LED module. In a method of manufacturing an LED module, an operation may be minimized and simplified by directly mounting LEDs and a plurality of lens units having various shapes, collectively forming the plurality of lens units, and by performing the operation on a wafer level. A heat radiation characteristic may be enhanced through use of a metallic material as a substrate and a bump. | 10-25-2012 |
20120267663 | LIGHT EMITTING DIODE PACKAGE AND MANUFACTURING METHOD THEREOF - A light emitting diode (LED) package refracting or reflecting light emitted from an LED chip is disclosed. The LED package may include a substrate, an LED chip mounted on the substrate, a lens unit formed by injecting an encapsulant adapted to enclose and protect the LED chip, and at least one refraction member disposed in the lens unit. The at least one refraction member may refract or reflect the light emitted from the LED chip. | 10-25-2012 |
20130032843 | LIGHT EMITTING DIODE PACKAGE AND MANUFACTURING METHOD THEREOF - A light emitting diode (LED) package and a manufacturing method thereof are provided. The LED package includes a substrate including a circuit layer, an LED mounted on the substrate, and a plurality of protruded reflection units disposed in a region excluding an LED mounting region on the substrate and configured to reflect light generated from the LED. | 02-07-2013 |
20140103371 | LEAD FRAME FOR LIGHT EMITTING DEVICE PACKAGE, LIGHT EMITTING DEVICE PACKAGE, AND ILLUMINATION APPARATUS EMPLOYING THE LIGHT EMITTING DEVICE PACKAGE - Lead frames for light emitting device packages, light emitting device packages, and illumination apparatuses employing the light emitting device packages. The lead frame including a plurality of mounting portions on which a plurality of light emitting device chips are mounted; a plurality of connection portions for circuit connecting the plurality of light emitting device chips; a terminal portion extended from the plurality of connection portions. The light emitting device package is formed by directly mounting the plurality of light emitting device chips on the lead frame and packaging the mounted light emitting device chips on the lead frame. The lead frame includes a plurality of connection portions for circuit connecting the plurality of light emitting device chips and a terminal portion in which a part of a circuit thereof is exposed. | 04-17-2014 |
20140299898 | LIGHT EMITTING DEVICE MODULE AND METHOD OF MANUFACTURING THE SAME - A light emitting device (LED) module, and manufacturing method of the same, which may be applied to various applications is provided. The LED module may be miniaturized by directly mounting an LED and a lens unit on a substrate, and price competitiveness may be enhanced by lowering a fraction defective and increasing yield of the LED module. In a method of manufacturing an LED module, an operation may be minimized and simplified by directly mounting LEDs and a plurality of lens units having various shapes, collectively forming the plurality of lens units, and by performing the operation on a wafer level. A heat radiation characteristic may be enhanced through use of a metallic material as a substrate and a bump. | 10-09-2014 |
Yun-Heub Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20100001339 | Semiconductor device and methods of forming and operating the same - Provided are a semiconductor device and a methods of forming and operating the semiconductor device. The semiconductor device may include active pillars extending from a semiconductor substrate and disposed two dimensionally disposed on the semiconductor substrate, upper interconnections connecting the active pillars along one direction, lower interconnections crossing the upper interconnections and disposed between the active pillars, word lines crossing the upper interconnections and disposed between the active pillars, and data storage patterns disposed between the word lines and the active pillars. | 01-07-2010 |
20110194356 | METHODS OF FORMING AND OPERATING SEMICONDUCTOR DEVICE - Provided are a semiconductor device and a methods of forming and operating the semiconductor device. The semiconductor device may include active pillars extending from a semiconductor substrate and disposed two dimensionally disposed on the semiconductor substrate, upper interconnections connecting the active pillars along one direction, lower interconnections crossing the upper interconnections and disposed between the active pillars, word lines crossing the upper interconnections and disposed between the active pillars, and data storage patterns disposed between the word lines and the active pillars. | 08-11-2011 |
20140291603 | PHASE CHANGE MEMORY AND METHOD OF FABRICATING THE PHASE CHANGE MEMORY - Provided is a phase change memory, including: at least one wiring layer each including a first conductive layer and a phase change layer horizontally disposed on the first conductive layer; a heater layer disposed to vertically contact with the at least one wiring layer; and a second conductive layer disposed to contact with the heater layer in parallel therewith, and through which current flows from at least one electrode into the at least one wiring layer. The phase change layer may be made of a phase change material and may have a thickness less than a thickness of the first conductive layer. | 10-02-2014 |
Yun Jeong Song, Seongnam-Si KR
Patent application number | Description | Published |
---|---|---|
20130089557 | ANTIBODY SPECIFICALLY BINDING TO EPITOPE IN SEMA DOMAIN OF C-MET - An antibody or antigen binding fragment thereof that specifically binds to an epitope in a SEMA domain of c-Met protein, and pharmaceutical compositions, methods, kits, nucleic acids, and cells related thereto. | 04-11-2013 |
20140086926 | METHOD OF COMBINATION THERAPY FOR PREVENTION OR TREATMENT OF C-MET OR ANGIOGENESIS FACTOR INDUCED DISEASES - Provided is a method of combination therapy for prevention or treatment of c-Met-induced or angiogenesis factor-induced diseases including co-administering an angiogenesis inhibitor and an anti-c-Met antibody or an antigen-binding fragment thereof to a patient. | 03-27-2014 |
20140154251 | ANTI C-MET ANTIBODY AND USES THEREOF - An anti-c-Met antibody or antibody fragment and pharmaceutical composition comprising same, as well as a method for preventing and treating cancer by administering the antibody to a subject are provided. | 06-05-2014 |
20140294837 | FUSION PROTEIN COMPRISING ANTI-C-MET ANTIBODY AND VEGF-BINDING FRAGMENT - There are provided a fusion protein formed by coupling of anti-c-Met antibody and VEGF-binding fragment, a bispecific antibody comprising the fusion protein, a polynucleotide encoding the fusion protein, a transformant comprising the polynucleotide, a pharmaceutical composition comprising the bispecific antibody as an active ingredient, and a method for preparing the bispecific antibody which is targeted at c-Met and VEGF at the same time, with improved anticancer and anti-angiogenesis effects, comprising coupling an anti-c-Met antibody with a VEGF-binding fragment. | 10-02-2014 |
20140302517 | ANTI-IDIOTYPE ANTIBODY AGAINST ANTI-C-MET ANTIBODY - Disclosed are an anti-idiotype antibody that specifically binds to an idiotope site of an anti-c-Met antibody, the use of the anti-idiotype antibody for detecting the anti-c-Met antibody, and methods, polypeptides, polynucleotides, compositions, and vaccines related thereto. | 10-09-2014 |