Si Woo
Si Woo Kim, Hwaseong-Si KR
Patent application number | Description | Published |
---|---|---|
20090267882 | Common voltage generator, display device including the same, and method thereof - The common voltage generator includes an operational amplifier and a plurality of switches. The operational amplifier is configured to amplify a difference between a first voltage and a second voltage and to output the amplified voltage as a common voltage. The plurality of switches are configured to transmit a third voltage and a fourth voltage as a power supply to the operational amplifier in a first voltage output mode and to transmit a fifth voltage and a sixth voltage as a power supply to the operational amplifier in a second voltage output mode. | 10-29-2009 |
20090278865 | SOURCE DRIVER AND DISPLAY DEVICE INCLUDING THE SAME - A source driver having a small layout area and low power consumption includes a signal generation block generating a plurality of pulse width modulation (PWM) signals and a plurality of staircase waveform grayscale voltage signals according to a digital code generated based on an oscillation signal and a channel driver. The channel driver divides latched video data into upper bits and lower bits, generates a plurality of switching signals using one PWM signal selected from among the plurality of PWM signals in response to the lower bits, outputs one staircase waveform grayscale voltage signal selected from among the plurality of staircase waveform grayscale voltage signals in response to the upper bits, and outputs a particular grayscale voltage level included in the one staircase waveform grayscale voltage signal in response to the plurality of switching signals. | 11-12-2009 |
20140198560 | MEMORY CELL AND MEMORY DEVICE HAVING THE SAME - A memory cell includes a metal oxide semiconductor (MOS) capacitor including a gate coupled to a storage node and an electrode coupled to a synchronization control line. The MOS capacitor adds a coupling voltage to the gate based on a change in voltage on the synchronization control line. The coupling voltage may maintain the storage node within a predetermined range. | 07-17-2014 |
Si Woo Lee, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20100022895 | DIAGNOSIS SYSTEM OF DEFICIENT AND FORCEFUL PULSE - Disclosed herein is a system for diagnosing a deficient pulse and an forceful pulse. The system includes a pulse diagnotic device, a deficient pulse and forceful pulse determining device, and an output device. The pulse diagnotic device measures pulse condition information at an examinee's Cun (˜\f˜) Gu (H), and Chi (,R) pulse-taking locations on his or her wrist using one or more pulse-taking sensors. The deficient pulse and forceful pulse determining device is operably connected to the pulse diagnotic device, analyzes the pulse pressure information measured by the pulse diagnotic device, calculates a quantified deficiency/forceful coefficient, and determines whether a pulse of interest is a deficient pulse or an forceful pulse. The output device is connected to the determining device and displays results of the determination. | 01-28-2010 |
Si Woo Lee, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20090065945 | SEMICONDUCTOR DEVICE FOR PREVENTING INFLOW OF HIGH CURRENT FROM AN INPUT/OUTPUT PAD AND A CIRCUIT FOR PREVENTING INFLOW OF HIGH CURRENT THEREOF - A semiconductor device includes an input/output pad, an input line of an internal circuit, and a plurality of metal lines formed on a lower portion of the input/output pad to have a buffer area overlapping with a plane area of the input/output pad, wherein one of an entirety and a portion of the plurality of metal lines included in the buffer area forms protective resistance interconnecting the input/output pad to the input line. | 03-12-2009 |