Motwani
Anjal Motwani, Manama BH
Patent application number | Description | Published |
---|---|---|
20150041057 | LIGHTWEIGHT REINFORCED PHENOLIC STRUCTURAL SANDWICH PANEL BASED ON ARAMID HONEYCOMB CORE AND METHOD - A structural panel comprises phenolic skins formed over a honeycomb core. The skins are bonded to the honeycomb under vacuum and heat, providing a panel capable of forming to desired shapes. The panel is 30% lighter than aluminum honeycomb panels of similar thickness, equivalent in strength to aluminum honeycomb panels, and meets the very stringent fire, smoke and toxicity norms of the industry. Additionally the product also reduces the thermal load, has very high heat resistance and is corrosion resistant. The use of this product is not limited to flat profiles, but can also be used to mould double curved or other three dimensional profiles. | 02-12-2015 |
Dhananjay C. Motwani, Union City, CA US
Patent application number | Description | Published |
---|---|---|
20130003547 | Detecting and Mitigating Overload on Switches by Wireless Mobile Client Devices - Techniques are provided to load balance point of presence traffic for a group of network devices, such as switches, that are configured to support network connectivity in a wired network for client devices that roam between wireless access points served by the respective switches. The point of presence traffic may tend to be allocated to a particular switch due to network topology, whereby the switch may be located at a building entrance and therefore receive the majority of new association requests for mobile devices entering the building. Load is monitored by each switch and load information is exchanged between the switches. Requests and responses are exchanged between the switches such that point of presence responsibility may be transferred to switches with a lighter load. | 01-03-2013 |
Girish Motwani, Karnataka IN
Patent application number | Description | Published |
---|---|---|
20120057458 | EARLY LOAD DETECTION SYSTEM AND METHODS FOR GGSN PROCESSOR - A device may store a first and second queue of packets, calculate an average queue size based on the number of packets in the first and second queues and discard a packet when the packet is a session creation packet and the calculated average queue size is greater than a threshold value. | 03-08-2012 |
Mainsh Motwani US
Patent application number | Description | Published |
---|---|---|
20090094251 | Virtualized data storage vaults on a dispersed data storage network - A system, method, and apparatus for implementing a plurality of dispersed data storage networks using a set of slice servers are disclosed. A plurality of information records are maintained, with each information record corresponding to a dispersed data storage network. The information record maintains what slice servers are used to implement the dispersed data storage network, as well as other information needed to administer a DDSN, such as the information dispersal algorithm used, how data is stored, and whether data is compressed or encrypted. | 04-09-2009 |
Manish Motwani, Pune IN
Patent application number | Description | Published |
---|---|---|
20140244241 | AUTOMATED CLASSIFICATION OF BUSINESS RULES FROM TEXT - The present subject matter relates to an automated classification of business rules. In one embodiment, a method for automated classification of the business rules comprises identifying a business rule from a text document, wherein the business rule comprises one or more rule intents. Further, the method comprises comparing the one or more rule intents in the business rule with rule intents associated with a plurality of rule types in a rule repository. Furthermore, the method comprises classifying the business rule under at least one of the rule types based on the comparison. | 08-28-2014 |
20150142682 | SYSTEMS AND METHODS FOR AN AUTOMATED INTERPRETATION OF LEGAL REGULATIONS - Systems and methods for automated interpretation of legal regulations are described. The described systems implement a method that includes receiving a plurality of legal regulations and deconstructing the plurality of legal regulations based on at least one of a regulatory rule model and Minsky's frames to form a computer interpretable regulation repository. The method also includes identifying rule intents applicable to each of the deconstructed plurality of legal regulations; and classifying the plurality of legal regulations into at least one rule act based at least on the identified rule intents. | 05-21-2015 |
Neeraj Motwani, Hyderabad IN
Patent application number | Description | Published |
---|---|---|
20160094645 | DNS-BASED LOAD BALANCING - A Domain Name System (DNS) server that is operable to apply DNS-based load balancing policies based on geolocation and time of day is described herein. In an embodiment, the DNS server determines a geolocation and a time of day associated with a plurality of DNS queries and then obtains a domain name resolution policy that is associated with one or more of the geolocation and the time of day. The policy specifies a plurality of geographically disparate data centers and a ratio by which domain names are to be resolved thereto. The ratio at least specifies that more domain names are to be resolved to one of the plurality of geographically disparate data centers than another. The DNS server applies the domain name resolution policy to resolve the domain names in the DNS queries. | 03-31-2016 |
Neeraj Motwani, Chattisgart IN
Patent application number | Description | Published |
---|---|---|
20120035984 | Novel Methods for Supply Chain Management Incorporating Uncertainty - A robust method for solving in a computer, optimization problems under uncertainty including the steps of: specifying the uncertainty as a hierarchical series of sets of constraints on parameters, with the parameters restricted to each constraint set forming an ensemble, and the hierarchy of constraints, represented as mathematical sets forming a hierarchy of ensembles, said hierarchy being based on subset, intersection or disjoint relationships amongst them; utilizing optimization techniques to create effective identify minimum and maximum bounds on the each objective function, said bounds depending on the constraints comprising each ensemble of parameters and being computed for each of the assumptions about the future; estimating a volume of candidate ensembles and relating the volume to one or more information theoretic measures; and utilizing information theoretic measures to analyze and improve the candidate iteratively refine the ensembles and associated by changing a specificity of the bounds on the objective function. | 02-09-2012 |
Rajiv Motwani, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20150032534 | SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR DETERMINING PREFERENCES OF AN ENTITY - A system, method and computer program product are provided. In use, at least one preference associated with at least one first entity is identified. In addition, at least one preference associated with a second entity is determined. Further, the at least one preference associated with the second entity is determined based on the at least one preference of the at least one first entity. | 01-29-2015 |
Ravi Motwani, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20130259170 | MAXIMUM-LIKELIHOOD DECODER IN A MEMORY CONTROLLER FOR SYNCHRONIZATION - Described herein are apparatus, system, and method for data synchronization via a maximum-likelihood decoder in a memory controller. The method comprises receiving a constrained codeword from a non-volatile memory (NVM) via a channel, the constrained codeword including an appended bit-stream; and decoding the received constrained codeword by reconstructing the appended bit-stream and invoking a synchronization procedure that applies a maximum-likelihood (ML) estimator to estimate locations of any insertion, deletion, or error in the reconstructed appended bit-stream. | 10-03-2013 |
Ravi Motwani, Longmont, CO US
Patent application number | Description | Published |
---|---|---|
20100180178 | Minimal hardware implementation of non-parity and parity trellis - Minimal hardware implementation of non-parity and parity trellis. More than one type of trellis can be represented using a minimal amount of hardware. In magnetic recording systems and other communication systems types, there is oftentimes a need to switch between trellises which support parity and ones which do not. Rules are presented herein which will ensure joint representation of more than one trellis while requiring minimal additional hardware when compared to representing only one trellis. To represent the non-parity trellis, emanating states, resultant states, and one or more expansion states (if needed) are all that is required. Any expansion states may also need to have its path metric and path memory corresponded to one of the resultant states to ensure proper detection according to the non-parity trellis. | 07-15-2010 |
Ravi H. Motwani, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20120159285 | STORAGE DRIVE WITH LDPC CODING - For storage drives with LDPC encoded data, read techniques are provided whereby an errantly read memory unit (e.g., faulty LDPC codeword) may be recovered. | 06-21-2012 |
20130318395 | RECONSTRUCTING CODEWORDS USING A SIDE CHANNEL - Embodiments of the present disclosure describe device, methods, computer-readable media and system configurations for decoding codewords using a side channel. In various embodiments, a memory controller may be configured to determine that m of n die of non-volatile memory (“NVM”) have failed iterative decoding. In various embodiments, the memory controller may be further configured to generate a side channel from n-m non-failed die and the m failed die other than a first failed die. In various embodiments, the memory controller may be further configured to reconstruct, using iterative decoding, a codeword stored on the first failed die of the m failed die based on the generated side channel and on soft input to an attempt to iteratively decode data stored on the first failed die. In various embodiments, the iterative decoding may include low-density parity-check decoding. Other embodiments may be described and/or claimed. | 11-28-2013 |
20140089561 | Techniques Associated with Protecting System Critical Data Written to Non-Volatile Memory - Examples are disclosed for techniques associated with protecting system critical data written to non-volatile memory. In some examples, system critical data may be written to a non-volatile memory using a first data protection scheme. User data that includes non-system critical data may also be written to the non-volatile memory using a second data protection scheme. For these examples, both data protection schemes may have a same given data format size. Various examples are provided for use of the first data protection scheme that may provide enhanced protection for the system critical data compared to protection provided to user data using the second data protection scheme. Other examples are described and claimed. | 03-27-2014 |
20140115231 | NAND MEMORY MANAGEMENT - Apparatus, systems, and methods manage NAND memory are described. In one embodiment, an apparatus comprises a memory controller logic to apply a binary parity check code to a binary string and convert the binary string to a ternary string. Other embodiments are also disclosed and claimed. | 04-24-2014 |
20140119114 | CENTER READ REFERENCE VOLTAGE DETERMINATION BASED ON ESTIMATED PROBABILITY DENSITY FUNCTION - Embodiments include systems, methods, and apparatuses to estimate respective first and second cumulative density functions (CDFs) for values of a plurality of non-volatile memory (NVM) cells in a page of memory. The CDFs may be based at least in part on one or more decoder outputs of codewords for data stored in the page. Based at least in part on the CDFs, first and second probability density functions (PDFs) may be estimated for the values of the page of memory. A center read reference voltage may then be determined for reading a cell in the page. The center read reference voltage may be based at least in part on the first and second PDFs. | 05-01-2014 |
20140122963 | IDENTIFICATION OF NON-VOLATILE MEMORY DIE FOR USE IN REMEDIAL ACTION - Embodiments of apparatus, methods, storage drives, computer-readable media, systems and devices are described herein for identification of die of non-volatile memory for use in remedial action. In various embodiments, a first block may be configured to encode data to be stored in a non-volatile memory as a codeword. In various embodiments, the first block may be configured to store respective portions of the codeword in a distributed manner across a plurality of die of the non-volatile memory. In various embodiments, the first block may be configured to generate respective error detection codes for the plurality of die. | 05-01-2014 |
20140122973 | DISTRIBUTED CODEWORD PORTIONS - Embodiments of the present disclosure describe apparatus, methods, computer-readable media and system configurations for dividing error correcting code (“ECC”) codewords into portions and storing the portions among multiple memory components. For example, a device may include non-volatile memory (“NVM”) including m die. A memory controller may be configured to store portions of an ECC codeword among the m die. In various embodiments, a memory controller and/or an iterative decoder such as a low-density parity-check (“LDPC”) decoder may be configured to decode ECC codewords based at least in part on reliability metrics associated with the m die. Other embodiments may be described and/or claimed. | 05-01-2014 |
20140149825 | SCALING FACTORS FOR HARD DECISION READS OF CODEWORDS DISTRIBUTED ACROSS DIE - Embodiments include methods, apparatuses, and instructions for encoding a codeword of data as codeword portions stored across multiple die in a non-volatile memory. Embodiments further include a decoder which may be configured to decode the portions of the codeword using hard decision reads. The decoder may then be configured to estimate the quality of each die, and apply a scaling factor to the decoded codeword portions such that confidence or reliability information can be determined for the codeword. | 05-29-2014 |
20140245096 | SINGLE-BIT ERROR CORRECTION - Embodiments include device, storage media, and methods for decoding a codeword of encoded data. In embodiments, a processor may be coupled with a decoder and configured to multiply the codeword and a parity-check matrix of the encoded data to produce a syndrome. If the syndrome is non-zero then the processor may identify a bit error in the codeword based at least in part on a comparison of the syndrome to one or more columns of the parity-check matrix. Other embodiments may be described and claimed. | 08-28-2014 |
20140247655 | MULTI-LEVEL CELL (MLC) NON-VOLATILE MEMORY DATA READING METHOD AND APPARATUS - Embodiments include systems, methods, and apparatuses for reading the signal-level of three-signal-level cells in a non-volatile memory (NVM). In one embodiment, a receiver may be configured to receive a serial string of values and identify which values in the string are the results of a lower-page read or an upper-page read of the cells. In some embodiments, one signal-level of a three-signal level cell may be represented only by a value in the lower-page read of the cells, while a second signal-level of the three-signal level cell may be represented by a value in the lower-page read of the cells and an upper-page read of the cells. | 09-04-2014 |
20150089310 | USE OF ERROR CORRECTION POINTERS TO HANDLE ERRORS IN MEMORY - Methods, apparatuses, and systems related to use of error correction pointers (ECPs) to handle hard errors in memory are described herein. In embodiments, a read module of a memory controller may read a codeword stored in a memory. The read module may determine a number of hard errors in the codeword. Responsive to a determination that the number of hard errors exceeds a threshold, the read module may store ECP information associated with the hard errors. The read module may include an error correction code (ECC) module to perform an ECC process on the codeword. The read module may use the ECP information to decode the codeword to recover the data responsive to a determination that the ECC process failed. Other embodiments may be described and claimed. | 03-26-2015 |
20150095736 | USING READ VALUES FROM PREVIOUS DECODING OPERATIONS TO CALCULATE SOFT BIT INFORMATION IN AN ERROR RECOVERY OPERATION - Provided are an apparatus, system, and method for performing an error recovery operation with respect to a read of a block of memory cells in a storage device. A current iteration of a decoding operation is performed by applying at least one reference voltage for the current iteration to a block of the memory cells in the storage device to determine current read values in response to applying the reference voltage. A symbol is generated for each of the read memory cells by combining the determined current read value with at least one value saved during the previous iteration. The symbols are used to determine bit reliability metrics for the block of memory cells. The bit reliability metrics are decoded. In response to the decoding failing, an additional iteration of the decoding operation is performed. | 04-02-2015 |
20150135036 | MEMORY CONTROLLER WITH DISTRIBUTION TRANSFORMER - Methods, apparatuses, and systems are described related to memory controllers for memory. In one embodiment, a memory controller may include a distribution transformer configured to receive data to be stored into a memory, wherein the data has a distribution of m | 05-14-2015 |
20150143185 | DATA STORAGE AND VARIABLE LENGTH ERROR CORRECTION INFORMATION - A corresponding portion of storage (such as one or more storage cells) is assigned one of multiple different error correction modes depending on a respective ability of the corresponding portion of storage cells to store data without error. Groups of storage cells that are less prone to failures (i.e., loss of data) are assigned a first error correction mode in which a first length error correction code is used to generate error correction information for a given sized segment of data. Groups of storage cells that are more prone to failures are assigned a second error correction mode in which a second length error correction code is used to generate error correction information for the given sized segment of data. | 05-21-2015 |
20150149818 | DEFECT MANAGEMENT POLICIES FOR NAND FLASH MEMORY - Systems and methods of managing defects in nonvolatile storage systems that can be used to avoid an inadvertent loss of data, while maintaining as much useful memory in the nonvolatile storage systems as possible. The disclosed systems and methods can monitor a plurality of trigger events for detecting possible defects in one or more nonvolatile memory (NVM) devices included in the nonvolatile storage systems, and apply one or more defect management policies to the respective NVM devices based on the types of trigger events that resulted in detection of the possible defects. Such defect management policies can be used proactively to retire memory in the nonvolatile storage systems with increased granularity, focusing the retirement of memory on regions of nonvolatile memory that are likely to contain a defect. | 05-28-2015 |
20150149857 | ERROR CORRECTION IN MEMORY - Apparatus, systems, and methods for error correction in memory are described. In one embodiment, a controller comprises logic to receive a read request from a host device for data stored in a memory, retrieve the data and an associated error correction codeword, send the data to a host device, apply an error correction routine to decode the error correction codeword retrieved with the data, and in response to an error in the error correction codeword, send a location of data associated with the error to the host device. Other embodiments are also disclosed and claimed. | 05-28-2015 |
20150162100 | COUNTER TO LOCATE FAULTY DIE IN A DISTRIBUTED CODEWORD STORAGE SYSTEM - Methods and apparatus related to utilization of counter(s) for locating faulty die in a distributed codeword storage system are described. In one embodiment, first logic determines a plurality of values. Each of the plurality of values corresponds to a number of zeros or a number of ones in bits read from a portion of each of a plurality of memory dies. Second logic determines one or more candidates as a faulty die amongst the plurality of memory dies based at least in part on a comparison of the plurality of values for the plurality of memory dies. Other embodiments are also disclosed and claimed. | 06-11-2015 |
20150220387 | ERROR CORRECTION IN NON_VOLATILE MEMORY - Apparatus, systems, and methods for error correction in memory are described. In one embodiment, a memory controller comprises logic to receive a read request for data stored in a memory, retrieve the data and at least one associated error correction codeword, wherein the data and an associated error correction codeword is distributed across a plurality of memory devices in memory, apply a first error correction routine to decode the error correction codeword retrieved with the data and in response to an uncorrectable error in the error correction codeword, apply a second error correction routine to the plurality of devices in memory. Other embodiments are also disclosed and claimed. | 08-06-2015 |
20160085621 | RECOVERY ALGORITHM IN NON-VOLATILE MEMORY - Apparatus, systems, and methods for Recovery algorithm in memory are described. In one embodiment, a controller comprises logic to receive a read request from a host device to read a line of data to the memory device, wherein the data is spread across a plurality (N) of dies and comprises an error correction code (ECC) spread across the plurality (N) of dies, retrieve the line of data from the memory device, perform an error correction code (ECC) check on the line of data retrieved from the memory device, and invoke a recovery algorithm in response to an error in the ECC check on the line of data retrieved from the memory device. Other embodiments are also disclosed and claimed. | 03-24-2016 |
20160087646 | APPARATUS AND METHOD FOR MAPPING BINARY TO TERNARY AND ITS REVERSE - Described is an apparatus for converting binary data to ternary and back such that the apparatus comprises: a first look-up table (LUT) having a mapping of 19 binary bits to 12 ternary trits; and a first logic to receive a binary input and to convert the binary input to a ternary output according to the first LUT. | 03-24-2016 |
20160092300 | USING RELIABILITY INFORMATION FROM MULTIPLE STORAGE UNITS AND A PARITY STORAGE UNIT TO RECOVER DATA FOR A FAILED ONE OF THE STORAGE UNITS - Provided are a method, system, and apparatus using reliability information from multiple storage units and a parity storage unit to recover data for a failed one of the storage units. A decoding operation of the codeword is performed in each of the storage units comprising the data storage units other than the target data storage unit and the parity storage unit to produce reliability information. In response to the decoding operation failing for at least one additional failed storage unit comprising the data and/or parity storage units other than the target data storage unit that failed to decode, reliability information is obtained for the data portion of the at least one additional failed storage unit. The reliability information obtained from the storage units other than the target data storage unit is used to produce corrected data for the data unit in the target data storage unit. | 03-31-2016 |
Ravi H. Motwani, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20130007559 | NON-VOLATILE MEMORY ERROR MITIGATION - Techniques for decoding levels in non-volatile memory. A level of a cell in a multi-bit non-volatile memory is read. A minimum of Log-Likelihood Ratio (LLR) and a modified LLR to decode the level, wherein the modified LLR is a function of a misplacement probability is used. A value corresponding the decoded level is written to a volatile memory. | 01-03-2013 |
20130007561 | APPARATUS, SYSTEM, AND METHOD FOR GENERATING AND DECODING A LONGER LINEAR BLOCK CODEWORD USING A SHORTER BLOCK LENGTH - An apparatus, system, and method for generating and decoding a longer linear block codeword using a shorter block length. The method comprises receiving data from a storage area and generating a codeword from the received data with an encoder, the codeword having a data portion and a parity portion, wherein the codeword has a first block length, and wherein the encoder applies a linear block code, the linear block code having a second block length that is shorter than the first block length. | 01-03-2013 |
Sameer Motwani, Redmond, WA US
Patent application number | Description | Published |
---|---|---|
20110221592 | Computer Monitoring and Reporting Infrastructure - A computer health monitoring server may distribute several alerts to client devices within a network. The client devices may filter the alerts to identify alerts that apply to the client device, based on the hardware and software configuration of the device. The alerts may monitor various items and collect data defined in the alerts. A local user interface may display the alerts and any results from the alerts, and the results may be transmitted to the server. Some users having network privileges may be able to view local alerts as well as alerts from other devices in the network. Other users may be only able to view a subset of alerts. The alerts may be defined with repair processes so that a user may launch a repair activity or, in some cases, the repairs may be performed automatically as defined in the alerts. | 09-15-2011 |
Sandeep Motwani, Los Angeles, CA US
Patent application number | Description | Published |
---|---|---|
20150121423 | VIEWER-AUTHORED CONTENT ACQUISITION AND MANAGEMENT SYSTEM FOR IN-THE-MOMENT BROADCAST IN CONJUNCTION WITH MEDIA PROGRAMS - A method, apparatus, and system for providing viewer-derived content for broadcast presentation in conjunction with a broadcast of a media program by a provider of the media program is disclosed. The disclosed system and method (1) simplifies the process for viewers to provide viewer-authored media to broadcasters, while minimizing the data transmission requirements between portable viewer devices and the broadcaster, (2) allows advance approval for the broadcasters to use that viewer-generated content to generate and disseminate viewer-authored-content and (3) provides for management of viewer-generated content (4) integrates with social networks that can be used to at least preliminarily assess the popularity and suitability of the viewer-generated content for broadcast to other viewers. | 04-30-2015 |
Sanjay Motwani, Gurgaon IN
Patent application number | Description | Published |
---|---|---|
20140378407 | PROCESS FOR PREPARING STABLE PHARMACEUTICAL COMPOSITIONS OF COMPOUNDS SUSCEPTIBLE TO HYDROLYSIS - The present invention relates to a process of preparing a stable pharmaceutical composition of compounds which are susceptible to hydrolysis comprising a. Addition of required quantity of pharmaceutically acceptable lyophilization excipients optionally in Water for Injection in a formulation vessel; b. Addition of organic solvent to form a appropriate proportion of aqueous and organic solvent; c. Maintaining the temperature of the formulation vessel from the range −5±1° C. to −5±3° C.; d. Addition of required quantity of compound susceptible to hydrolysis to form a solution and lyophilizing the solution. | 12-25-2014 |
Sanjay Kumar Motwani, Bhopal IN
Patent application number | Description | Published |
---|---|---|
20120259013 | LIQUID DOSAGE FORMS OF ISOTRETINOIN - The present invention relates to a pharmaceutical solution comprising isotretinoin or salts thereof. The present invention further relates to the processes for preparing such compositions. | 10-11-2012 |
20120259014 | TOPICAL RETNOID SOLUTIONS - The present invention relates to a topical solution comprising a retinoid or its pharmaceutically acceptable salts thereof and a process of preparing it. | 10-11-2012 |
Shantiprakash Motwani, Mumbai IN
Patent application number | Description | Published |
---|---|---|
20110055798 | ASSESSMENT OF SOFTWARE CODE QUALITY BASED ON CODING VIOLATION INDICATIONS - A plurality of coding violation indications corresponding to software code are categorized according to a plurality of coding quality attributes. The coding violation indications may be reported via static analysis tools or via manual analysis of the software code. The categorized coding violations serve as the basis for determining a plurality of code quality indices each corresponding to a respective one of the plurality of coding quality attributes. In an embodiment, the plurality of code quality indices may be further processed to determine an overall code quality index for the software code. One or more of the resulting code quality indices may be displayed to a user. In this manner, code quality indices may be provided that are directly based on coding violations reported through static analysis. | 03-03-2011 |
Tanuj Motwani, Bakersfield, CA US
Patent application number | Description | Published |
---|---|---|
20150037485 | REDUCED SATURATED AND TOTAL FAT CONTENT PIE CRUSTS - The application relates to a composition comprising from about 2% (w/w) to about 4% (w/w) alkenyl succinic anhydride substituted starch, from about 3% (w/w) to about 8% (w/w) heat-moisture treated wheat flour, from about 5% (w/w) to about 7% (w/w) vegetable oil, and from about 78% (w/w) to about 87% (w/w) of other conventional baking ingredients. | 02-05-2015 |
20160000099 | MONOLAYER FOOD PRODUCT AND METHODS - Embodiments of the invention include food products and related methods. In an embodiment, the invention includes a method for producing a food product. The method can include arranging one or more discrete pieces of a food material into a monolayer inside a pouch, sealing the pouch, and exposing the sealed pouch to a sterilization or pasteurization cycle effective to reduce the number of viable microorganisms and/or their spores in the food product. The food product can include a pouch comprising a front wall and a back wall, the front wall and the back wall attached to one another and defining an interior volume. The food product can further include a food material disposed within the interior volume, the food material comprising one or more discrete pieces of a food material, the discrete pieces arranged in a monolayer between the front wall and the back wall. The discrete pieces can have a thickness, wherein the thickness is greater than or equal to 0.25 inches and less than or equal to 1.25 inches. | 01-07-2016 |