Martins, PT
Augusto Martins, Alges PT
Patent application number | Description | Published |
---|---|---|
20090053784 | EXPRESSION OF AN ACTIVE CARRIER FROM XYLOSE IN GENETICALLY MODIFIED SACCHAROMYCES CEREVISAE - The present invention confers to the ferementative yeast | 02-26-2009 |
David Martins, Charneca De Caparica PT
Patent application number | Description | Published |
---|---|---|
20150354891 | Dynamic Suspension Drying (DSD) to Control Ostwald Ripening - The present invention relates to a process for the control of Ostwald Ripening phenomenon occurring in particle suspensions without the need for addition of stabilizing agents, by using high pressure homogenization at mild conditions in a way that no increase or decrease in particle size occurs, thus allowing the stabilization of the suspension during the isolation step in the form of a dried powder. | 12-10-2015 |
Eduardo Martins, Sesimbra PT
Patent application number | Description | Published |
---|---|---|
20090300662 | Mechanism for collocation in a Java virtual machine of JSLEE and Java EE - In one embodiment, a mechanism for collocation in a JAVA Virtual Machine of Java™ APIs for Intelligent Networks Service Logic Execution Environment (JSLEE) and Java™ Enterprise Edition (J2EE) is disclosed. In one embodiment, a system includes an integrated application server including JSLEE and J2EE, one or more resource adapters communicably coupled to the integrated application server, and one or more management interfaces communicably coupled to the integrated application server. | 12-03-2009 |
20100223626 | Mechanism for Improved Integration of JSLEE and SIP Servlets in a JAVA Virtual Machine - In one embodiment, a mechanism for improved integration of JSLEE and SIP Servlets in a JAVA virtual machine is disclosed. In one embodiment, a method includes sending an event received at a Session Initiation Protocol (SIP) Servlet to a Java™ APIs for Intelligent Networks Service Logic Execution Environment (JSLEE) container through a fireEvent method, wherein the SIP Servlet and the JSLEE container are integrated in a same JAVA virtual machine (JVM). The method further includes receiving at the SIP Servlet an object that includes a getResult method, processing by a JSLEE application in the JSLEE container the event to produce a result, returning by the JSLEE application the result through a setResult method, and obtaining by the SIP Servlet the result via the getResult method. | 09-02-2010 |
Helio Manuel Mealha Martins, Paco De Arcos PT
Patent application number | Description | Published |
---|---|---|
20140210629 | ALERT FOR DISPLAY PROTECTION - Examples provide mechanisms for detecting an object disposed between a display of a computing device and a base of the computing device. In response to detection of the object between the display of the computing device and the base of the computing device, the computing device may output an alert via a speaker. | 07-31-2014 |
Ivo Da Rocha Martins, Valongo PT
Patent application number | Description | Published |
---|---|---|
20100093001 | Means and methods for the production of amyloid oligomers - The present invention relates to the field of amyloid disorders, more particularly to the field of diseases where protein misfolding leads to the generation of insoluble amyloid fibers in tissues and organs. The invention provides methods for the production of soluble, toxic amyloid oligomers. The invention further provides assays using the amyloid oligomers to screen for molecules that interfere with the toxicity of the oligomers. | 04-15-2010 |
Joao Martins, Carnaxide PT
Patent application number | Description | Published |
---|---|---|
20130212596 | ROUTING LOGIC - The present invention relates to methods and apparatus for controlling communication. An apparatus, for example, a routing logic component may receive user control settings relating to a user may receive application control settings relating to an application; and may receive operator control settings relating to an operator. Communications between a device of said user and said application and between said application and said operator based on one or more of said user control settings, said application control settings and said operator control settings. | 08-15-2013 |
20140222999 | METHOD FOR THE TESTING OF SERVICE APPLICATIONS IN A VALUE ADDED SERVER OF A COMMUNICATION NETWORK - The invention relates to an application server and a method. The application server comprises a resolver which reserves a subscriber number prefix for test target applications. The resolver associates an address of an application server with the prefix in a memory and resolves subscriber numbers containing the prefix into the address using the memory. A network element simulator listens to a port, which has a port number which is also used in communicating with the network element being simulated. A test target application communicates with the simulator instead of the network element being simulated via a protocol stack in the application server. An application layer binding is used to route incoming messages to the test target application. | 08-07-2014 |
Joao Travassos Cabral Martins, Lisboa PT
Patent application number | Description | Published |
---|---|---|
20110276651 | ROUTING LOGIC - The present invention relates to methods and apparatus for controlling communication. An apparatus | 11-10-2011 |
José Paulo Martins, Oeiras PT
Patent application number | Description | Published |
---|---|---|
20100216237 | OPTIMIZED AND DEFINED METHOD FOR ISOLATION AND PRESERVATION OF PRECURSOR CELLS FROM HUMAN UMBILICAL CORD - The present invention refers to an optimized and defined method for isolation and preservation of precursor cells from human umbilical cord. Besides being reproducible and 100% reliable, in terms of the number of samples processed, the method results in a high and defined number of precursor cells, being the majority obtained after a single adhesion and expansion/multiplication phase ex vivo (thus granting cell phenotype), in a shorter time frame than what was previously described in the state-of-the-art. With this method, it is possible to obtain, in 9 days, after direct freezing of a cell fraction, and after one expansion/multiplication phase ex vivo (end of P0) of the majority of the cells, about 8.6(±0.1)×10 | 08-26-2010 |
José Paulo Martins, Oeiras PT
Patent application number | Description | Published |
---|---|---|
20100216237 | OPTIMIZED AND DEFINED METHOD FOR ISOLATION AND PRESERVATION OF PRECURSOR CELLS FROM HUMAN UMBILICAL CORD - The present invention refers to an optimized and defined method for isolation and preservation of precursor cells from human umbilical cord. Besides being reproducible and 100% reliable, in terms of the number of samples processed, the method results in a high and defined number of precursor cells, being the majority obtained after a single adhesion and expansion/multiplication phase ex vivo (thus granting cell phenotype), in a shorter time frame than what was previously described in the state-of-the-art. With this method, it is possible to obtain, in 9 days, after direct freezing of a cell fraction, and after one expansion/multiplication phase ex vivo (end of P0) of the majority of the cells, about 8.6(±0.1)×10 | 08-26-2010 |
Miguel Marques Martins, Miraflores PT
Patent application number | Description | Published |
---|---|---|
20100254017 | APPARATUS FOR HEAD MOUNTED IMAGE DISPLAY - Image display device having an image source generating an image, a beam splitter positioned at forty five degrees to the main optical path, to project and focus the image generated by the image source into the entrance pupil of the human eye, two achromatic standard doublet lenses positioned perpendicularly to the main optical path and placed between the image source and the beam splitter, and configured to amplify, collimate, and correct optical aberrations of said image, wherein the image source, beam splitter and the doublet lenses are in an on-axis configuration and the image display device comprises two mounting brackets parallel to the main optical axis, each having an extremity part holding an edge of the beam splitter and the other extremity pivotally attached to a housing, allowing the brackets and beam splitter to rotate in an axis perpendicular to the main optical path. | 10-07-2010 |
Nuno Martins, Queluz PT
Patent application number | Description | Published |
---|---|---|
20140185474 | QUALITY OF EXPERIENCE - The invention relates to an apparatus comprising: at least one processor and at least one memory including a computer program code, the at least one memory and the computer program code configured to, with the at least one processor, cause the apparatus at least to: search for packet losses; determine a type of a frame wherein at least one packet loss took place and amount of lost information; determine events affecting user experience based on the type of the frame and the amount of lost information; estimate a first quality indicating parameter for each of the events affecting user experience, wherein the first quality parameter comprises objective quality information, and estimate a second quality indicating parameter by using the first quality indicating parameter, wherein the second quality indicating parameter comprises subjective quality information. | 07-03-2014 |
Ricardo Jorge Santos Martins, Lisboa PT
Patent application number | Description | Published |
---|---|---|
20080288652 | NETWORK CORE ACCESS ARCHITECTURE - The proposed architecture is integrated in a generic System on Chip (SoC) and can include or consist of an expanded network interface and an infrastructure for accessing Intellectual Property (IP) cores in the system. The architecture enables the system on chip to communicate with a user workstation connected to a communication network. The invention can be used as a simplified network interface for data exchange, which does not require embedded processors and respective software. The invention can be used to temporarily replace the normal data input and output of an IP core with stimuli and responses used for a variety of purposes. | 11-20-2008 |
Rodrigo Martins, Caparica PT
Patent application number | Description | Published |
---|---|---|
20080277663 | Thin film transistor and method of manufacturing the same - Provided is a thin film transistor that includes a substrate on which an insulating layer is formed, a gate formed on a region of the insulating layer, a gate insulating layer formed on the insulating layer and the gate, a channel region formed on the gate insulating layer on a region corresponding to the location of the gate, a source and a drain respectively formed by contacting either side of the channel region; and a passivation layer formed of a compound made of a group II element and a halogen element on the channel region. | 11-13-2008 |
Rodrigo Ferrão De Paiva Martins, Caparica PT
Patent application number | Description | Published |
---|---|---|
20110149529 | PROCESSING OF ELECTRIC AND/OR ELECTRONIC ELEMENTS ON CELLULOSIC SUBSTRATES - The present invention consists of the direct deposition over paper of electric and electronic elements, single or integrated, including at nano-scale. The deposition, by virtue of the materials and scale utilized, is furthermore transparent, which allows the application of the present invention in the domain of graphic arts. The deposition is executed at close-to-ambient temperatures, an in a less controlled environment than that of traditional deposition processes. Furthermore, the low cost of printing obtained allows for the application of electronic paper to large surfaces. | 06-23-2011 |
20120182592 | Electrochromic Device and Method for Producing Same - The present invention relates to electrochromic devices and methods for functionalizing cellulose-based materials, in production and post-production stages, in order to obtain solid-state electrochromic devices. The invention is in the field of electrochemistry. These functionalized cellulose-based materials have typical electrochromic characteristics, specifically the capacity to change the oxidation state, leading to a modification of the physical properties, shown by a color change when exposed to an electric potential difference, being this color change reversible. The color remains in the absence of any electric stimulus, demonstrating a memory effect. An example of an electrochromic device according to the present invention comprises a cellulose-based material soaked with a dispersion of electrochromic inorganic material nanoparticles or with a solution of electrochromic organic molecules, wherein the solution/dispersion contains at least one salt, and is finished by deposition of an electrode in each side of the cellulose-based material, wherein at least one of the electrodes is transparent. | 07-19-2012 |
Rodrigo F.p. Martins, Caparica PT
Patent application number | Description | Published |
---|---|---|
20110253997 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - Provided is a semiconductor device using a p-type oxide semiconductor layer and a method of manufacturing the same. The device includes the p-type oxide layer formed of at least one oxide selected from the group consisting of a copper(Cu)-containing copper monoxide, a tin(Sn)-containing tin monoxide, a copper tin oxide containing a Cu—Sn alloy, and a nickel tin oxide containing a Ni—Sn alloy. Thus, transparent or opaque devices are easily developed using the p-type oxide layer. Since an oxide layer that is formed using a low-temperature process is applied to a semiconductor device, the manufacturing process of the semiconductor device is simplified and manufacturing costs may be reduced. | 10-20-2011 |
20150236169 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - Provided is a semiconductor device using a p-type oxide semiconductor layer and a method of manufacturing the same. The device includes the p-type oxide layer formed of at least one oxide selected from the group consisting of a copper(Cu)-containing copper monoxide, a tin(Sn)-containing tin monoxide, a copper tin oxide containing a Cu—Sn alloy, and a nickel tin oxide containing a Ni—Sn alloy. Thus, transparent or opaque devices are easily developed using the p-type oxide layer. Since an oxide layer that is formed using a low-temperature process is applied to a semiconductor device, the manufacturing process of the semiconductor device is simplified and manufacturing costs may be reduced. | 08-20-2015 |
Victor Manuel Goncalves Martins, Lisboa PT
Patent application number | Description | Published |
---|---|---|
20080288652 | NETWORK CORE ACCESS ARCHITECTURE - The proposed architecture is integrated in a generic System on Chip (SoC) and can include or consist of an expanded network interface and an infrastructure for accessing Intellectual Property (IP) cores in the system. The architecture enables the system on chip to communicate with a user workstation connected to a communication network. The invention can be used as a simplified network interface for data exchange, which does not require embedded processors and respective software. The invention can be used to temporarily replace the normal data input and output of an IP core with stimuli and responses used for a variety of purposes. | 11-20-2008 |
20090113405 | RECONFIGURABLE COPROCESSOR ARCHITECTURE TEMPLATE FOR NESTED LOOPS AND PROGRAMMING TOOL - The architectures derived from the proposed template are integrated in a generic System on Chip (SoC) and consist of reconfigurable coprocessors for executing nested program loops whose bodies are expressions of operations performed in a functional unit array in parallel. The data arrays are accessed from one or more system inputs and from an embedded memory array in parallel. The processed data arrays are sent back to the memory array or to system outputs. The architectures enable the acceleration of nested loops compared to execution on a standard processor, where only one operation or datum access can be performed at a time. The invention can be used in a number of applications especially those which involve digital signal processing, such as multimedia and communications. The architectures are used preferably in conjunction with von Neumann processors which are better at implementing control flow. The architectures can be scaled easily in the number of data stream inputs, outputs, embedded memories, functional units and configuration registers. A computational system may entail several general purpose processors and several coprocessors derived from this architectural template. The coprocessors are connected either synchronously or using asynchronous first in first out memories (FIFOs), forming a globally asynchronous locally synchronous system. Each coprocessor can be programmed by tagging and rewriting the nested loops in the original program. The programming tool produces a coprocessor configuration per each nested loop group, which is replaced in the original code with coprocessor input/output operations and control. | 04-30-2009 |