Mark Andrews
Mark Andrews, Oxford GB
Patent application number | Description | Published |
---|---|---|
20110024733 | POLYMERISABLE COMPOSITIONS AND ORGANIC LIGHT-EMITTING DEVICES CONTAINING THEM - Compositions of a mixture of a thiol material and a material that contains a reactive unsaturated carbon-carbon bond that can be polymerised to form a charge-transporting or luminescent film are described, as is an organic light-emitting diode (OLED) device comprising at least one such charge-transporting or emissive layer that has been formed by polymerising a thiol material and an ene material. The process for forming such an OLED, including the deposition of a layer of material comprising the polymerisable composition, from solution, exposing said layer to actinic radiation through a mask, and then optionally developing said film to form a photopatterned film, is also disclosed. | 02-03-2011 |
Mark Andrews, Port Townsend, WA US
Patent application number | Description | Published |
---|---|---|
20100094885 | METHOD AND/OR SYSTEM FOR PERFORMING TREE MATCHING - Embodiments of methods, apparatuses, devices and/or systems for performing tree matching are disclosed. | 04-15-2010 |
20100191775 | ENUMERATION OF TREES FROM FINITE NUMBER OF NODES - Embodiments of methods, apparatuses, devices and/or systems for manipulating hierarchical sets of data are disclosed. | 07-29-2010 |
Mark Andrews, Kent GB
Patent application number | Description | Published |
---|---|---|
20100113422 | Pyrimido [4,5-D] Azepine Derivatives As 5-HT2C Agonists - The present invention provides a compound of formula (I): | 05-06-2010 |
Mark Andrews, Westmount CA
Patent application number | Description | Published |
---|---|---|
20090174855 | SELF-DEVELOPED MICRO-RELIEF SUBSTRATE FOR UNIFORM CELL GAP - A liquid crystal cell comprising integral microstructure spacing elements is described. Moreover, fabrication processes for forming such a liquid crystal cell are also described. | 07-09-2009 |
20100059753 | MATRIX ELECTRONIC DEVICES USING OPAQUE SUBSTRATES AND FABRICATION METHOD THEREFOR - A fabrication method is described for forming an electronic circuit on a flexible substrate consisting of plastic and opaque foils. Corresponding circuit structures are also described herein. The opaque substrate can be selected from a set of polymers which have the appropriate thermo-mechanical properties. The foil geometry of the opaque substrate can be selected to maximize the structural integrity on the display in the planar directions but have excellent mechanical stress distribution when bent or flexed. | 03-11-2010 |
20100098886 | SMART COMPOSITE MATERIALS FOR PLASTIC SUBSTRATES - A shapeable multilayer composite, and method of making same, having dimensional stability. The composite comprises at least two polymer substrates, each polymer substrate having a first and second surface and each of the at least two polymer substrates being positioned sequentially such that each two consecutive polymer substrates are bonded together. Furthermore, a shapeable composite material, and method of making same, for use in the fabrication of liquid crystal displays using a shapeable multilayer composite as described above. | 04-22-2010 |
Mark Andrews, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20080300846 | METHODS AND APPARATUS FOR HARDWARE SIMULATION AND DESIGN VERIFICATION - A scripting approach to managing the test bench complexity issue is provided. Partitioning the functionality of a test bench between Verilog and a scripting language allows for a significant reduction in compile times during ASIC verification. If done correctly, partitioning also offers great potential for re-use of test bench components. The Tcl language was chosen as a basis for implementing a library of PLI routines that allow fully customizable interpreters to be instantiated in Verilog test benches. This library allows multiple Tcl interpreters to be instantiated in a Verilog simulation. The Tcl interpreters can interact with the simulation and cause tasks to be executed in the Verilog simulation. It has been found the TCL_PLI library is extremely valuable in speeding up verification efforts on multi-million gate ASICs. | 12-04-2008 |
Mark Andrews, Orinda, CA US
Patent application number | Description | Published |
---|---|---|
20110282898 | MANIPULATION AND/OR ANALYSIS OF HIERARCHICAL DATA - Embodiments of methods, apparatuses, devices and/or systems for manipulating hierarchical sets of data are disclosed. In particular, methods, apparatus devices and or/or systems for analyzing hierarchical data are disclosed. | 11-17-2011 |
20130151566 | ENUMERATION OF ROOTED PARTIAL SUBTREES - Embodiments of methods, apparatuses, devices and/or systems for manipulating hierarchical sets of data are disclosed. In particular, methods, apparatus devices and or/or systems for enumerating rooted partial subtrees are disclosed. | 06-13-2013 |
20140052756 | METHOD AND/OR SYSTEM FOR PROCESSING DATA STREAMS - Embodiments of methods, apparatuses, devices and/or systems for manipulating character expressions to determine relationships among such character expressions. | 02-20-2014 |
20140289278 | ENUMERATION OF TREES FROM FINITE NUMBER OF NODES - Embodiments of methods, apparatuses, devices and/or systems for manipulating hierarchical sets of data are disclosed. | 09-25-2014 |
20150242449 | ENUMERATION OF TREES FROM FINITE NUMBER OF NODES - Embodiments of methods, apparatuses, devices and/or systems for manipulating hierarchical sets of data are disclosed. | 08-27-2015 |
Mark Andrews, Wharton, NJ US
Patent application number | Description | Published |
---|---|---|
20120015127 | One-Piece Board Level Shielding With Peel-Away Feature - A one-piece board level shielding element with a top cover peel panel is secured to a circuit board to shield and provide access to a shielded component. The shielding element is formed with a top having a peel line to facilitate removal of the peel panel with a peel tool. Once the repair is completed, a new cover is put on to the remaining side-walls to reestablish the shielding. The shield top cover is formed with a peel tool insertion slot and an adjacent peel start slot. The peel panel is removed by a peel tool having a peel hook mounted to a cylindrical peel key that is inserted into the insertion slot and hooks the cover at the peel start slot. Upon rotating the peel key away from the peel start slot, the peel panel is easily removed. A fixture plate may be used to support the peel tool and assist in removal of the peel panel | 01-19-2012 |
20130199011 | One-Piece Board Level Shielding With Peel-Away Feature - A one-piece board level shielding element with a top cover peel panel is secured to a circuit board to shield and provide access to a shielded component. The shielding element is formed with a top having a peel line to facilitate removal of the peel panel with a peel tool. Once the repair is completed, a new cover is put on to the remaining side-walls to reestablish the shielding. The shield top cover is formed with a peel tool insertion slot and an adjacent peel start slot. The peel panel is removed by a peel tool having a peel hook mounted to a cylindrical peel key that is inserted into the insertion slot and hooks the cover at the peel start slot. Upon rotating the peel key away from the peel start slot, the peel panel is easily removed. A fixture plate may be used to support the peel tool and assist in removal of the peel panel | 08-08-2013 |
20140259638 | Stamped Antenna and Method of Manufacturing - A stamped antenna and a method of manufacturing includes providing a sheet of metallic material for a first partial stamping. The first partial stamping forms an antenna including traces, contacts, carriers connected to the traces, and tie-bars between the traces. A pressure sensitive adhesive is then bonded to the traces of the antenna. A second complete stamping is then performed on the antenna, including pressure sensitive adhesive, to remove the carriers and tie-bars. An intermediate product for the manufacture of an antenna includes a pressure sensitive adhesive, one or more stamped traces bonded with the pressure sensitive adhesive, and at least one tie-bar connected between the one or more traces supports the one or more traces. | 09-18-2014 |
20140261640 | Grounding Spacer - A grounding spacer is provided. The grounding spacer comprising a circular body having a top surface, a bottom surface, and a central aperture, and a plurality of radially spaced penetration features, wherein at least one of the penetration features has at least a portion thereof extending from the top surface, and wherein at least one of the penetration features has at least a portion thereof extending from the bottom surface. | 09-18-2014 |
Mark Andrews, Pleasant Hill, CA US
Patent application number | Description | Published |
---|---|---|
20160112287 | STORING AND ANALYZING NETWORK TRAFFIC DATA - An improved mechanism is provided for storage, recovery, and analysis of network traffic data, without requiring prohibitive amounts of storage space. Network traffic data is recorded in a sliding buffer. In normal operation, after some period of time, the oldest data in the buffer is deleted, yielding more storage space for more recent data. In response to a trigger event, such as any detected problem, attack, or similar incident, relevant pre-event and post-event data is retained for analysis. | 04-21-2016 |