Mallela
Gurunadha Reddy Mallela, Bangalore IN
Patent application number | Description | Published |
---|---|---|
20140253585 | GRAPHICAL REPRESENTATION OF IN-FLIGHT MESSAGES - A graphical in-flight message representation system comprises a sensor configured to measure a characteristic of a flight of an aircraft and a communication device configured to send and receive in-flight messages. An in-flight message is a message communicated during the flight of the aircraft. The system also comprises a display unit configured to display a graphical flight progress indicator and one or more message icons, each of the one or more message icons corresponding to a respective in-flight message. The graphical flight progress indicator is representative of the characteristic of the flight measured by the sensor. Each of the one or more message icons are displayed in location relative to the graphical flight progress indicator based on the measured characteristic of the flight when the respective in-flight message was communicated. | 09-11-2014 |
Hari V. Mallela, Poughquag, NY US
Patent application number | Description | Published |
---|---|---|
20100204940 | METHOD AND SYSTEM OF COMMONALITY ANALYSIS FOR LOTS WITH SCRAPPED WAFER - According to an embodiment of the present invention is to provide methods to evaluate the impact of scrapped wafers on the remaining wafers in a lot by using scrap codes and statistical models. An embodiment of the present invention provides a method to obtain a baseline lot population by using cluster analysis model and functional limited yields. The functional limited yields may be for example chain limited yield, dc limited yield, or ac abist limited yield. By utilizing statistical modeling it is possible to determine which failures have an impact on the lot yield and require rework for the lot. In addition by monitoring the impact of failures, it is possible to determine if corrective actions need to be taken for lots that passed through a process prior to correction of the fault. | 08-12-2010 |
20150108590 | ANISOTROPIC DIELECTRIC MATERIAL GATE SPACER FOR A FIELD EFFECT TRANSISTOR - Capacitive coupling between a gate electrode and underlying portions of the source and drain regions can be enhanced while suppressing capacitive coupling between the gate electrode and laterally spaced elements such as contact via structures for the source and drain regions. A transistor including a gate electrode and source and drain regions is formed employing a disposable gate spacer. The disposable gate spacer is removed to form a spacer cavity, which is filled with an anisotropic dielectric material to form an anisotropic gate spacer. The anisotropic dielectric material is aligned with an electrical field such that lengthwise directions of the molecules of the anisotropic dielectric material are aligned vertically within the spacer cavity. The anisotropic gate spacer provides a higher dielectric constant along the vertical direction and a lower dielectric constant along the horizontal direction. | 04-23-2015 |
20150111350 | ANISOTROPIC DIELECTRIC MATERIAL GATE SPACER FOR A FIELD EFFECT TRANSISTOR - Capacitive coupling between a gate electrode and underlying portions of the source and drain regions can be enhanced while suppressing capacitive coupling between the gate electrode and laterally spaced elements such as contact via structures for the source and drain regions. A transistor including a gate electrode and source and drain regions is formed employing a disposable gate spacer. The disposable gate spacer is removed to form a spacer cavity, which is filled with an anisotropic dielectric material to form an anisotropic gate spacer. The anisotropic dielectric material is aligned with an electrical field such that lengthwise directions of the molecules of the anisotropic dielectric material are aligned vertically within the spacer cavity. The anisotropic gate spacer provides a higher dielectric constant along the vertical direction and a lower dielectric constant along the horizontal direction. | 04-23-2015 |
20150303313 | SEMICONDUCTOR MEMORY DEVICE EMPLOYING A FERROMAGNETIC GATE - A semiconductor memory device including a channel region and a ferromagnetic gate is provided. The channel region can be formed within a semiconductor nanowire. The ferromagnetic gate is programmed with a selected orientation of magnetization by the electrical current that passes through the channel region in one direction or another. The orientation of the magnetization in the ferromagnetic gate can be detected by changes in the threshold voltage of a field effect transistor employing the ferromagnetic gate as a gate electrode, or can be detected by the resistance of the channel region that changes with the orientation of the magnetization in a two terminal device. | 10-22-2015 |
Jagannath Mallela, Champaign, IL US
Patent application number | Description | Published |
---|---|---|
20150346182 | Portable System and Method for Quality Assurance Testing of Asphalt Binders - A system includes a voltage supply configured to supply a drive voltage. A flexible device connects with the voltage supply. The flexible device is configured to be embedded into a material, e.g., a viscoelastic material. A strain gage connects with the flexible device, and the strain gage is configured to measure a flexing of the flexible device. A processor connects with the strain gage. The processor is configured to determine a measured strain and a phase shift between the drive voltage and the strain when voltage is supplied to the flexible device to produce a fingerprint of the material. The processor can be configured to determine G* and δ to produce a fingerprint of the material. | 12-03-2015 |
Kiran Kumar Mallela, Northville, MI US
Patent application number | Description | Published |
---|---|---|
20140260479 | PRESSURE SEQUENCE PROCESS FOR HYDRO-FORMING AN EXTRUDED STRUCTURAL TUBE - A pressure sequence hydro-forming method is used to form an extruded structural tube. The extruded structural tube is placed in a hydro-forming die that is partially closed to compress the tube. The tube is filled with a hydro-forming liquid at a first pressure. The hydro-forming die is then closed and the pressure of the hydroforming fluid is increased as the hydro-forming die is fully closed. The pressure is increased to a second level of pressure to shape the tube into the desired part shape. | 09-18-2014 |
Kiran Kumar Mallela, Ann Arbor, MI US
Patent application number | Description | Published |
---|---|---|
20150360281 | ALUMINUM PORTHOLE EXTRUDED TUBING WITH LOCATING FEATURE - An extruded aluminum alloy tube for hydroforming into an automotive body component includes a wall defining a closed perimeter. The wall includes weld seams disposed in the wall and running longitudinally along the tube. An extruded pip is disposed on the wall and runs longitudinally along the tube. The pip is parallel to the seams and is configured to identify a location of the seams for alignment of the tube during manufacturing. | 12-17-2015 |
Ramakrishna Mallela, Hillsboro, OR US
Patent application number | Description | Published |
---|---|---|
20150187439 | INTEGRATED CIRCUIT DEFECT DETECTION AND REPAIR - In accordance with the present description, a device includes an internal defect detection and repair circuit which includes a self-test logic circuit built in within the device and a self-repair logic circuit also built in within the device. In one embodiment, the built in self-test logic circuit may be configured to automatically identify defective memory cells in a memory. Upon identifying one or more defective memory cells, the built in self-repair logic circuit may be configured to automatically repair the defective memory cells by replacing defective cells with spare cells within the memory. Other aspects are described herein. | 07-02-2015 |
Sambhu Prasad Sarma Mallela, Andhra Pradesh IN
Patent application number | Description | Published |
---|---|---|
20100029940 | PROCESS FOR PREPARING ROSUVASTATIN CALCIUM - The present invention relates to an improved process for preparing (2E)-3-[4-(4-fluorophenyl)-6-isopropyl-2-(N-methyl-N-methylsulfonylamino)pyrimidin-5-yl]-propenal of Formula I which is an intermediate useful in the preparation of bis[(E)-7-[4-(4-fluorophenyl)-6-isopropyl-2-[methyl(methyl-sulfonyl)amino]pyrimidin-5-yl](3R,5S)-3,5-dihydroxyhept-6-enoicacid] calcium salt of Formula II | 02-04-2010 |
20110178296 | Process for preparing pyrimidine propenaldehyde - The present invention relates to an improved process for preparing (2E)-3-[4-(4-fluorophenyl)-6-isopropyl-2-(N-methyl-N-methylsulfonylamino)pyrimidin-5-yl]-propenal of formula (I), which is an useful intermediate in the preparation of Rosuvastatin. | 07-21-2011 |
Sambhu Prasad Sarma Mallela, Hyderabad IN
Patent application number | Description | Published |
---|---|---|
20090312547 | PROCESS FOR PREPARATION OF ROSUVASTATIN CALCIUM FIELD OF THE INVENTION - The present invention relates to an improved process for preparing (E)-7-[4-(4-fluorophenyl)-6-isopropyl-2-[methyl(methylsulfonyl)amino]pyrimidin-5-yl](3R,5S)-3,5-dihydroxyhept-6-enoic acid calcium of Formula (I). | 12-17-2009 |
20100048899 | PROCESS FOR PREPARING ROSUVASTATIN CALCIUM - The present invention relates to an improved process for preparing Rosuvastatin calcium of Formula I. | 02-25-2010 |
20120149905 | PROCESS FOR THE MANUFACTURE OF ROSUVASTATIN CALCIUM USING CRYSTALLINE ROSUVASTATIN ETHYL ESTER - The present invention relates to an improved process to prepare Rosuvastatin calcium of Formula (I), with good quality. Further, the present invention also relates to a crystalline polymorphic form of Rosuvastatin ethyl ester. | 06-14-2012 |
20120157683 | PROCESS FOR THE PREPARATION OF DUTASTERIDE - The present invention provides an improved process for the preparation of Dutasteride (I) which comprises: (i) reacting 4-aza-5α-androst-1-en-3-one-17β-carboxylic acid (VII), Formula VII with sulfonic acid anhydride (RSO | 06-21-2012 |
Uppalalah Mallela, Andra Pradesh IN
Patent application number | Description | Published |
---|---|---|
20090069562 | Process for the preparation of alfuzosin - An improved process for the preparation of N-[3-[(4-amino-6,7-dimethoxy-2-quinazolinyl)methylamino]propyl]tetrahydrofuran-2-carboxamide of Formula (I), | 03-12-2009 |
Venkat Mallela, San Marcos, CA US
Patent application number | Description | Published |
---|---|---|
20140259342 | Click Fit Toilet Flush Handle Lever Assembly - A toilet lever assembly, including: (a) a sleeve dimensioned to pass through a toilet tank wall; (b) a rotatable post extending through the sleeve; (c) a toilet flush handle mounted to the end of the rotatable post that is positioned outside of the toilet tank; (d) a nut received onto the end of the sleeve that is positioned outside of the toilet tank; and (e) a lever housing mounted to the end of the post that is positioned inside of the toilet tank, the lever housing comprising: (i) an actuator for moving a toilet lever to cause a flush when the post is rotated, and (ii) a biasing mechanism for rotating the post back to a neutral position. | 09-18-2014 |
Venkata Ramana Yogi Mallela, Lees Summit, MO US
Patent application number | Description | Published |
---|---|---|
20140061824 | MEMS PACKAGING SCHEME USING DIELECTRIC FENCE - A packaging scheme for MEMS device is provided. A method of packaging MEMS device in a semiconductor structure includes forming an insulation fence that surrounds the MEMS device on the semiconductor structure. The method further includes attaching a wafer of dielectric material to the insulation fence. The lid wafer, the insulation fence, and the semiconductor structure enclose the MEMS device. | 03-06-2014 |
Venkata Ramana Yogi Mallela, Coppell, TX US
Patent application number | Description | Published |
---|---|---|
20110042801 | MEMS PACKAGING SCHEME USING DIELECTRIC FENCE - A packaging scheme for MEMS device is provided. A method of packaging MEMS device in a semiconductor structure includes forming an insulation fence that surrounds the MEMS device on the semiconductor structure. The method further includes attaching a wafer of dielectric material to the insulation fence. The lid wafer, the insulation fence, and the semiconductor structure enclose the MEMS device. | 02-24-2011 |
Venkat R. Mallela, Tucson, AZ US
Patent application number | Description | Published |
---|---|---|
20090050762 | Device Mount - A device mount to support a device has a base and an arm supported by the base. The arm engages the base with a polyaxial engagement. The arm also has a distal end portion configured for supporting a device with two axes of freedom for self alignment caused by gravity or weather. | 02-26-2009 |
20090173397 | Equipment Housing with Access Knockouts - A housing to cover equipment disposed underground has a main body with at least one wall forming an interior space, at least one flange extending at least outwardly from the main body, and at least one knockout. The knockout has a wall section forming part of the wall of the main body and that is selectively detachable from the wall for providing an opening into the interior space. At least one flange section extends from the wall section at the flange and is selectively detachable from the flange. | 07-09-2009 |