Ma, Hsinchu
Chen-Chi Ma, Hsinchu TW
Chen-Chi M. Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100127428 | Fabrication of carbon nanotubes reinforced semi-crystalline polymer composite bipolar plates for fuel cell - A composite bipolar plate for a polymer electrolyte membrane membrane fuel cell (PEMFC) is prepared as follows: a) melt compounding a polypropylene resin and graphite powder at 100-250° C. and 30-150 rpm to form a melt compounding material, the graphite powder content ranging from 50 wt % to 95 wt % based on the total weight of the graphite powder and the polypropylene resin, and the polypropylene resin being a homopolymer of propylene or a copolymer of propylene and ethylene, wherein 0.05-20 wt % carbon nanotubes, based on the weight of the polypropylene resin, are added during the melt compounding; and b) molding the melt compounding material from step a) to form a bipolar plate having a desired shaped at 100-250° C. and 500-4000 psi. | 05-27-2010 |
20100269270 | Preparation of a nanocomposite photoanode for dye-sensitized solar cells - A process for preparing a photoanode of dye-sensitized solar cells (DSSCs) is disclosed, which contains nano TiO | 10-28-2010 |
20110315934 | Method for fabrication of functionalized graphene reinforced composite conducting plate - A graphite-vinyl ester resin composite conducting plate is prepared in the present invention. The conducting plate can be used as a bipolar plate for a fuel cell, counter electrode for dye-sensitized solar cell and electrode of vanadium redox battery. The conducting plate is prepared as follows: a) compounding vinyl ester resin and graphite powder to form a bulk molding compound (BMC) material, the graphite powder content ranging from 70 wt % to 95 wt % based on the total weight of the graphite powder and vinyl ester, wherein 0.01-15 wt % functionalized graphene, based on the weight of the vinyl ester resin, are added during the compounding; b) molding the BMC material from step a) to form a conducting plate having a desired shaped at 80-250° C. and 500-4000 psi. | 12-29-2011 |
Cheng-Liang Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090009462 | LIQUID CRYSTAL DISPLAY PANEL AND DRIVING METHOD THEREOF - An LCD panel including a liquid crystal cell array, gate driving integrated circuits (ICs), first source driving ICs, second source driving ICs and a timing control circuit is provided. The liquid crystal cell array has a first display area and a second display area. The first and the second source driving ICs are electrically connected with the first and the second display areas, respectively, while the timing control circuit is electrically connected with the source and the gate driving ICs. The LCD panel is driven by writing data into the first display area through the first source driving ICs via a first receiving/transmitting mode and writing data into the second display area through the second source driving ICs via a second receiving/transmitting mode. The first data receiving/transmitting mode is different from the second receiving/transmitting mode. | 01-08-2009 |
Ching-Shih Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100072497 | LIGHT EMITTING DIODE CHIP - A light emitting diode chip includes a permanent substrate having a holding space formed on the permanent substrate; an insulating layer and a metal layer sequentially formed on the permanent substrate and the holding spacer; a die having a eutectic layer and a light-emitting region and bonded to the metal layer within the holding space via the eutectic layer coupling to the metal layer; a filler structure filled between the holding space and the die; and an electrode formed on the die and in contact with the light-emitting region. | 03-25-2010 |
20120322180 | LIGHT EMITTING DIODE AND MANUFACTURING METHOD OF THE SAME - A light emitting diode comprises a permanent substrate having a chip holding space formed on a first surface of the permanent substrate; an insulating layer and a metal layer sequentially formed on the first surface of the permanent substrate and the chip holding space, wherein the metal layer comprises a first area and a second area not being contacted to each other; a chip having a first surface attached on a bottom of the chip holding space, contacted to the first area of the metal layer; a filler structure filled between the chip holding space and the chip; and a first electrode formed on a second surface of the chip. The chip comprises a light-emitting region and an electrical connection between the first area of the metal layer and the light emitting region is realized by using a chip-bonding technology. | 12-20-2012 |
Chu-Ming Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100176434 | DATA STORAGE STRUCTURE, MEMORY DEVICE AND PROCESS FOR FABRICATING MEMORY DEVICE - A memory device is described, including a substrate, data storage structures over the substrate, control gates over the data storage structures, and a dielectric layer between the data storage structures and the control gates, wherein each data storage structure includes a lower part and an upper part narrower than the lower part. A process for fabricating the memory device is also described, wherein formation of the data storage structures includes recessing portions of a data storage layer to form respective upper parts of the data storage structures and then dividing the recessed portions of the data storage layer to form respective lower parts of the data storage structures. | 07-15-2010 |
20120168897 | METHODS OF FORMING SEMICONDUCTOR TRENCH AND FORMING DUAL TRENCHES, AND STRUCTURE FOR ISOLATING DEVICES - Methods of forming a semiconductor trench and forming dual trenches and a structure for isolating devices are provided. The structure for isolating devices is disposed in a substrate having a periphery area and an array area. The structure for isolating devices includes a first isolation structure and a second isolation structure. The first isolation structure has a profile with at least three steps and is disposed in the substrate in the periphery area. The second isolation structure has a profile with at least two steps and is disposed in the substrate in the array area. | 07-05-2012 |
Chun-Ying Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20110299616 | SYSTEM AND METHOD OF TRANSMIT DIVERSITY FOR WIRELESS COMMUNICATIONS - A system and method of transmit diversity for wireless communication. The system includes a transmitting terminal having a plurality of transmission antennas and a receiving terminal having a plurality of receiving antennas. The method includes analyzing channel state information obtained by the transmitting terminal; selecting an antenna to be one in use from the receiving antennas; matching the selected antenna in use with the wireless signals that are to be transmitted; transmitting wireless signals that are matched to the receiving terminal for being calculated and determining the pre-selected antenna in use, thereby significantly reducing complexities of the receiving terminal. | 12-08-2011 |
Gin-Kou Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20080208944 | DIGITAL SIGNAL PROCESSOR STRUCTURE FOR PERFORMING LENGTH-SCALABLE FAST FOURIER TRANSFORMATION - A digital signal processor structure by performing length-scalable Fast Fourier Transformation (FFT) discloses a single processor element (single PE), and a simple and effective address generator are used to achieve length-scalable, high performance, and low power consumption in split-radix-2/4 FFT or IFFT module. In order to meet different communication standards, the digital signal processor structure has run-time configuration to perform for different length requirements. Moreover, its execution time can fit the standards of Fast Fourier Transformation (FFT) or Inverse Fast Fourier Transformation (IFFT). | 08-28-2008 |
Hsi-Pin Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20160113538 | RELAXATION STATE EVALUATION SYSTEM AND METHOD AND COMPUTER PROGRAM PRODUCT THEREOF - The present invention proposes a relaxation state evaluation system and method and a computer program product thereof. The method comprises steps: measuring ECG data of a user; analyzing the ECG data to generate a first, second, third and fourth parameters, wherein the first parameter is the short-scale entropy slope of the user before cardiovascular disease treatment (CVDT); the second parameter is the difference of the post-CVDT and pre-CVDT mean RR intervals; the third parameter is the logarithm of the variance of the pre-CVDT high frequency NN intervals; the fourth parameter is the logarithm of the ratio of the variances of the pre-CVDT low frequency and high frequency NN intervals; working out an evaluation index, which is a function of the abovementioned parameters; and evaluating the relaxation state of the user, wherein the user is determined to be in a relaxation state if the evaluation index is over a threshold. | 04-28-2016 |
Hung-Jen Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090002592 | BACKLIGHT MODULE AND OPTICAL DISPLAY DEVICE HAVING THE SAME - A backlight module including a light source, a light guide plate and a prism sheet is provided. The light source is arranged along a first direction. The light guide plate having a light incident surface, a light refraction surface and a light emission surface is disposed on one side of the light source. The light refraction surface has a plurality of grooves parallel to one another in a second direction. The prism sheet is disposed on the light emission surface of the light guide plate, and has a plurality of prism portions parallel to one another in a third direction and on a surface of the prism sheet facing the light emission surface. The second direction is substantially perpendicular to the third direction, and an acute angle formed between the first direction and the third direction is less than or equal to 7 degrees. | 01-01-2009 |
Hung-Min Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100128056 | DISPLAY INTERFACE AND DISPLAY METHOD FOR ON SCREEN DISPLAY - A display interface for on screen display is disclosed. The display interface comprises a pattern and a layer with black and transparent background. When an on screen display (OSD) is activated, the pattern corresponding to the OSD is displayed, the black and transparent background is rendered, and radiative transition effect is implemented to the pattern. | 05-27-2010 |
Jia-Long Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20130022931 | CHEMICAL LOOPING COMBUSTION METHOD USING DUAL METAL COMPOUND OXIDE - A chemical looping combustion method using a dual metal compound oxide includes the following steps: a fuel material combusting with the dual metal compound oxide in a first reactor to obtain a metal product; supplying the metal product obtained in the first reactor into a second reactor, and the metal product reacting with the air in the second reactor to obtain the dual metal compound oxide; and, supplying the dual metal compound oxide obtained in the second reactor into the first reactor. The dual metal compound oxide used in the chemical looping combustion process has high oxidation rate as well as high reduction rate so as to increase the efficiency of the chemical looping combustion process. | 01-24-2013 |
Kuang-Ping Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090116567 | Channel estimation method and apparatus for long range signals in bluetooth - The present invention discloses a channel estimation method for Bluetooth signals through a multipath propagation channel, using a SYNC sequence as a preamble sequence. It mainly comprises the steps of: use of SYNC sequence as input to LS-based channel impulse response estimation, precomputation of local frequency domain preamble, precomputation of local inverted frequency domain preamble and shortening of estimated channel impulse response for further equalization purposes. The proposed channel estimation method and apparatus according to the present invention enables use of efficient equalization algorithms, therefore mitigating ISI and very successfully estimates propagation conditions while being very implementation-friendly. | 05-07-2009 |
20110026578 | METHOD FOR RECEPTION OF LONG RANGE SIGNALS IN BLUETOOTH - The invention of a method for reception of long transmission range Bluetooth signals impaired by multipath are disclosed. The new reception method proposed allows to increase the transmission range for data transmission in Bluetooth. The invention proposes the use of a new FDE adapted to SC transmission without a GI or CP. The proposed FDE very successfully mitigates ISI while being very implemention-friendly. | 02-03-2011 |
Kuotong Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20110168876 | OPTICAL MODULE AND SYSTEM FOR LIQUID SAMPLE - The present invention relates to an optical module and system for a liquid sample, and more particularly to an optical module and system for measuring a property of a liquid sample. The optical system comprises a substrate, a laser source, at least one photo detector, and a microprocessor, wherein the substrate comprises a sample surface at the top, a light-out surface, and an extruded light guide block with a light-in surface at the bottom. The extruded light guide block guides light from the light-in surface to the sample surface with a useful incident angle. In the present invention, the analysis can be processed with the normalized intensities of the reflected and scattered light for enhancing the accuracy of the system. | 07-14-2011 |
Tien-Yen Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20150200776 | PORTABLE ELECTRONIC DEVICE AND SECURE PAIRING METHOD THEREFOR - A portable electronic device includes a first sensor that senses a motion state of the first portable electronic device and generates first motion state information, a second sensor that senses a motion state of another portable electronic device and generates second motion state information, a communication unit that receives another session key and third motion state information that indicates a motion state of the another portable electronic device sensed by the another portable electronic device, and a control unit that compares the second and third motion state information, enables the first and second sensors to sense the motion states of the portable electronic devices, processes the motion states and generate a session key, authenticates whether the session key is matched with the another session key, and enables the communication unit to communicate with the another portable electronic device if the session key is matched with the another session key. | 07-16-2015 |
Wade Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20100328827 | ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS, INTEGRATED CIRCUITS, SYSTEMS, AND OPERATING METHODS THEREOF - An electrostatic discharge (ESD) protection circuit coupled with an input/output (I/O) pad. The ESD protection circuit includes a clamp field effect transistor (FET) coupled between a first supply voltage and a second supply voltage. An inverter includes an input end and an output end. The output end of the inverter is coupled with a gate of the clamp FET. A RC time constant circuit is disposed between the first supply voltage and the second supply voltage. A current mirror includes a first transistor. The current minor is coupled between the input end of the inverter and the second supply voltage. A circuit is coupled with the input end of the inverter. The circuit is capable of outputting a voltage state on the input end of the inverter that is capable of substantially turning off the clamp FET while the I/O pad is subjected to a latch-up test using a negative current. | 12-30-2010 |
20130163129 | ELECTROSTATIC DISCHARGE (ESD) PROTECTION AND OPERATING METHOD THEREOF - An electrostatic discharge (ESD) protection circuit includes a clamp transistor, and inverter, a resistance-capacitance (RC) circuit, and a current mirror. The clamp transistor is coupled between a first supply node and a second supply node. The inverter has an input end and an output end, and the output end of the inverter is coupled with a gate of the clamp transistor. The RC circuit is coupled to the first supply node. The current mirror includes a first transistor and a second transistor. The first transistor is coupled between the input end of the inverter and the second supply node, and the second transistor is coupled between the RC circuit and the second supply node. | 06-27-2013 |
Wei-Lun Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20140192369 | AUTOMATIC PRINTING ADJUSTMENT METHOD FOR PAGE-WIDTH ARRAY PRINTING DEVICE - An automatic printing adjustment method for a page-width array printing device is provided. The page-width array printing device includes a printing module, a scanning module and a print region. Firstly, the printing module prints a print medium placed on the print region to obtain a printed image, and the scanning module scans the printed image of the print medium. Then, the printed image is transmitted from the scanning module to a processor. Then, a noise eliminating operation, a tilt calibration operation, a ROI selecting operation, a horizontal detection operation and a vertical detection operation are performed on the printed image. Afterwards, a calibrating result is feedback from the processor to the printing module. The printing conditions of nozzles of the respective inkjet head structures are adjusted according to the calibrating result. | 07-10-2014 |
Yung-Cheng Ma, Hsinchu TW
Patent application number | Description | Published |
---|---|---|
20090106335 | Speed-Level Calculator And Calculating Method For Dynamic Voltage Scaling - Disclosed is directed to a speed-level calculator and calculating method for dynamic voltage scaling. The speed-level calculator comprises a deadline counter, a shifter, and a fixed-point multiplier. The deadline counter calculates the residual time D from current time through to each task deadline for completing an episode. The shifter generates a D′ value by shifting the D value to the right for e−m bits, and takes the decimal fraction part of the D′ value for m bits. The speed-level calculator further comprises a saturation control circuit to detect if an overflow occurs on the D′ value. According to a pre-calculated parameter a | 04-23-2009 |