Koya, JP
Daisuke Koya, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20120311249 | MEMORY SYSTEM, MEMORY CONTROL METHOD, AND RECORDING MEDIUM STORING MEMORY CONTROL PROGRAM - A memory system includes a dual inline memory module (DIMM) connector to which a DIMM is connected, which is selected from a Joint Electron Device Engineering Council (JEDEC) standard DIMM in compliance with JEDEC standards and a customized DIMM not in compliance with JEDEC standard, and a memory controller to determine whether the DIMM being connected is the JEDEC standard DIMM or the customized DIMM to generate a determination result, and to control access to the DIMM based on the determination result and SPD information obtained from a SPD of the DIMM being connected. | 12-06-2012 |
20150057826 | POWER CONTROL DEVICE - A power control device includes a power unit generating power to be supplied to a target device, from external power, an operating unit receiving operation of power on and power off by a user, a nonvolatile memory unit storing information, and a power control unit turning off, when the operating unit has received power-off operation, power supply to the target device in a predetermined sequence for the target device and records the fact that power has been turned off normally in the nonvolatile memory unit. When external power supply is started, the power control unit turns on the power supply to the target device when having determined that external power supply was stopped due to a certain cause, or does not turn on the power supply to the target device when having determined that external power supply was stopped due to a cause other than the certain cause. | 02-26-2015 |
Hidetaka Koya, Anjo-Shi JP
Patent application number | Description | Published |
---|---|---|
20110227854 | Portable transmitter with push switch and touch sensor - A portable transmitter is provided which transmits an operating instruction in the form of a radio wave to a controlled device which continues to operate while receiving the operating instruction. The portable transmitter includes a push switch and a touch sensor. The portable transmitter works to supply the electric power to the touch sensor for a given period of time in response to depression of the push switch. When the touch sensor senses a user's touch thereon, and the push switch is depressed, the portable transmitter transmits the operating instruction to the controlled device and continues such transmission as long as the touch sensor senses the touch thereon regardless of the depression of the push switch. In other words, once the operating instruction has been outputted to the controlled device, the user is required only to touch the touch sensor in order to make the controlled device continue the operation. | 09-22-2011 |
Hisanori Koya, Miyakonojyo-City JP
Patent application number | Description | Published |
---|---|---|
20110293419 | System and Methods for Wind Energy Recapture From a Non Natural Wind Source - The present invention relates to a system and method for harvesting wind energy from air exhausted by other systems. Ventilation and heat exchange systems force air movement using fans. Exhaust airflow may also be the result of a combustion system. The exhaust air is generally wasted as it is diffused back to the atmosphere. Significant energy may be recovered from this exhaust air using relatively small turbines inserted into the airflow. Careful positioning of the turbine maximizes the recovery efficiency. | 12-01-2011 |
Kenichi Koya, Kagoshima JP
Patent application number | Description | Published |
---|---|---|
20080225532 | Light-emitting device - In a light-emitting device including a base body portion which is configured by integrally forming a reflection case and a terminal holding portion provided at the rear portion of the reflection case and lead members to be inserted into the base body portion, portions of the lead members extracted outside of the base body portion are bent along the terminal holding portion to form a pair of connection portions to be connected to the pattern of a wiring board, respectively, a plurality of radiation plates are provided at the lead member. The plurality of the radiation plates are extracted from the same surface (lower surface) of the base body portion. Since the plurality of radiation plates are provided, at the time of being the radiation plates, the base body portion is prevented from being applied with an excessive force and the damage of the base body portion can be prevented. | 09-18-2008 |
20100258830 | SEMICONDUCTOR LIGHT-EMITTING DEVICE AND MANUFACTURING METHOD OF THE SAME - Light from a semiconductor light-emitting element travels in all directions. Thus, light that travels in the directions other than a lighting direction cannot be used effectively. Means for forming a semiconductor light-emitting element having tilted side surfaces, and forming a reflective layer on the tilted side surfaces has been proposed. However, since the tilted surfaces are formed by an etching method or the like, it takes a long time to form the tilted surfaces, and it is difficult to control the tilted surfaces. As a solution to these problems, semiconductor light-emitting elements are placed on a submount substrate and sealed with a sealant, and then a groove is formed in a portion between adjoining ones of the semiconductor light-emitting elements. The grooves formed are filled with a reflective material, and a light-emitting surface is polished. Then, the submount substrate is divided into individual semiconductor light-emitting devices. Thus, a semiconductor light-emitting device having a reflective layer on its side surfaces can be obtained. | 10-14-2010 |
20120305973 | LIGHT-EMITTING DEVICE AND SURFACE LIGHT SOURCE DEVICE USING THE SAME - To provide a light emitting device which emits high-luminance, uniform white light with reduced variations in luminance, a light emitting element | 12-06-2012 |
20130043502 | LIGHT EMITTING DEVICE AND METHOD FOR MANUFACTURING THE SAME - A light emitting device | 02-21-2013 |
20150262963 | SEMICONDUCTOR DEVICE AND WIRE BONDING INTERCONNECTION METHOD - A first bond portion is formed on a first electrode, and for a wire extended from the first bond portion, a tip of a capillary is pressed against a bump formed on a second electrode, to form a second bond portion to which a shape of a pressing surface at the tip of the capillary is transferred. A base end of the second bond portion from which the wire starts becoming thinner is located on the inside of the bump from an end of a bonding surface by 10% or more of the length of the bonding surface, and the wire is cut with the capillary. | 09-17-2015 |
Shigeki Koya, Kokubunji JP
Patent application number | Description | Published |
---|---|---|
20090104881 | Switching element, antenna switch circuit and radio frequency module using the same - A switching element is provided that realizes an stabilize a potential between the gates of the multi-gates without an increase in the insertion loss, and an antenna switch circuit and a radio frequency module each using the switch element. The switching element includes two ohmic electrodes | 04-23-2009 |
20100297960 | Switching element, antenna switch circuit and radio frequency module using the same - A switching element is provided that realizes an stabilize a potential between the gates of the multi-gates without an increase in the insertion loss, and an antenna switch circuit and a radio frequency module each using the switch element. The switching element includes two ohmic electrodes | 11-25-2010 |
20110156983 | Switching element, antenna switch circuit and radio frequency module using the same - A switching element is provided that realizes an stabilize a potential between the gates of the multi-gates without an increase in the insertion loss, and an antenna switch circuit and a radio frequency module each using the switch element. The switching element includes two ohmic electrodes | 06-30-2011 |
Shigeki Koya, Koganei JP
Patent application number | Description | Published |
---|---|---|
20100117713 | SEMICONDUCTOR INTEGRATED CIRCUIT AND HIGH FREQUENCY MODULE WITH THE SAME - The present invention is directed to reduce increase in the level of a harmonic signal of an RF (transmission) Tx output signal at the time of supplying an RF Tx signal to a bias generation circuit of an antenna switch. A semiconductor integrated circuit includes an antenna switch having a bias generation circuit, a Tx switch, and an antenna switch having a bias generation circuit, a transmitter switch, and a receiver (Rx) switch. The on/off state of a transistor of a Tx switch coupled between a Tx port and an I/O port is controlled by a Tx control bias. The on/off state of the transistors of the Rx switch coupled between the I/O port and a receiver (Rx) port is controlled by an RX control bias. A radio frequency (RF) signal input port of the bias generation circuit is coupled to the Tx port, and a negative DC output bias generated from a DC output port can be supplied to a gate control port of transistors of the Rx switch. | 05-13-2010 |
20120200335 | SEMICONDUCTOR INTEGRATED CIRCUIT, RF MODULE USING THE SAME, AND RADIO COMMUNICATION TERMINAL DEVICE USING THE SAME - One high-frequency switch Qm supplied with transmit and receive signals to ON, and another high-frequency switch Qn supplied with a signal of another system to OFF are controlled. In the other high-frequency switch Qn, to set V-I characteristics of near-I/O gate resistances Rg | 08-09-2012 |
20120229192 | SEMICONDUCTOR INTEGRATED CIRCUIT AND HIGH FREQUENCY MODULE WITH THE SAME - A semiconductor integrated circuit which reduces an increase in the level of a harmonic signal of an RF transmission output signal at the time of supplying an RF transmission signal to a bias generation circuit of an antenna switch, including an antenna switch having a bias generation circuit, a transmitter switch, and a receiver switch. The on/off state of a transistor of the transmitter switch coupled between a transmitter port and an I/O port is controlled by a transmit control bias. The on/off state of the transistors of the receiver switch coupled between the I/O port and a receiver port is controlled by a receiver control bias. An RF signal input port of the bias generation circuit is coupled to the transmit port, and a negative DC output bias generated from a DC output port is supplied to a gate control port of transistors of the receiver switch. | 09-13-2012 |
20130069708 | SEMICONDUCTOR INTEGRATED CIRCUIT, RF MODULE USING THE SAME, AND RADIO COMMUNICATION TERMINAL DEVICE USING THE SAME - One high-frequency switch Qm supplied with transmit and receive signals to ON, and another high-frequency switch Qn supplied with a signal of another system to OFF are controlled. In the other high-frequency switch Qn, to set V-I characteristics of near-I/O gate resistances Rg | 03-21-2013 |
Shigeki Koya, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20100069020 | SEMICONDUCTOR INTEGRATED CIRCUIT, RF MODULE USING THE SAME, AND RADIO COMMUNICATION TERMINAL DEVICE USING THE SAME - One high-frequency switch Qm supplied with transmit and receive signals to ON, and another high-frequency switch Qn supplied with a signal of another system to OFF are controlled. In the other high-frequency switch Qn, to set V-I characteristics of near-I/O gate resistances Rg | 03-18-2010 |
20100090747 | HIGH-FREQUENCY SWITCH CIRCUIT - A high frequency switch circuit according to the present invention includes a control-voltage-generating circuit. The control-voltage-generating circuit includes a depletion type field-effect transistor, an external-control-signal-input terminal, an internal-control-voltage-output terminal, and a power-receiving terminal of the control-voltage-generating circuit. The field-effect transistor has a grounded gate, a source connected to the external-control-signal-input terminal, and a drain connected to the power-receiving terminal. The internal-control-voltage-output terminal is connected to an electrical connection path between the drain of the field-effect transistor and the power-receiving terminal. | 04-15-2010 |
20110221519 | SEMICONDUCTOR INTEGRATED CIRCUIT AND HIGH FREQUENCY MODULE USING THE SAME - The present invention reduces harmonic components of an RF transmission output signal. In the semiconductor integrated circuit which the present invention provides, a transmission switch of an antenna switch thereof includes transmission field effect transistors whose S-D current paths are coupled between a transmission terminal and an input/output terminal and whose gate terminals are coupled to a transmission control terminal. A reception switch of the antenna switch includes reception field effect transistors whose S-D current paths are coupled between the input/output terminal and a reception terminal and whose gate terminals are coupled to a reception control terminal. The transmission and reception n-channel MOS field effect transistors are respectively formed in a silicon-on-insulator structure. A substrate voltage of a voltage generator, set to reducing each harmonic component of the antenna switch, is supplied to the transmission control terminal and the reception coupled to a support silicon substrate having the SOI structure. | 09-15-2011 |
Shigeki Koya, Nagaokakyo-Shi JP
Patent application number | Description | Published |
---|---|---|
20140043110 | SEMICONDUCTOR APPARATUS - A semiconductor apparatus includes multiple field effect transistors provided between an antenna terminal to be connected to an antenna and multiple external terminals through which RF signals are capable of being supplied and a voltage generating circuit. When the field effect transistors provided between one of the multiple external terminals and the antenna terminal are turned off, the voltage generating unit charges a capacitor via a resistor circuit by switching the polarity of the RF signal to be supplied to the other external terminal with respect to the control signal and outputs a voltage based on a sum of the charge voltage and the voltage of the control signal as the gate drive voltage. The resistor circuit includes a first resistor including positive temperature characteristics and a second resistor including negative temperature characteristics. | 02-13-2014 |
Shigeki Koya, Kyoto JP
Patent application number | Description | Published |
---|---|---|
20140328223 | SEMICONDUCTOR DEVICE AND HIGH-FREQUENCY MODULE - Reduction of intermodulation distortion in a high-frequency switch is achieved. A semiconductor device ( | 11-06-2014 |
Shigeo Koya, Utsunomiya-Shi JP
Patent application number | Description | Published |
---|---|---|
20130020502 | CHARGED PARTICLE BEAM DRAWING APPARATUS AND METHOD OF MANUFACTURING ARTICLE - A charged particle beam drawing apparatus includes: a charged particle optical system; a substrate stage; an interferometer configured to measure a position of the stage in the direction of the optical axis of the charged particle optical system; a measuring device configured to measure a characteristic of the charged particle beam; and a controller configured to correct the measurement, obtained by the interferometer, using correction information. The controller is configured to cause first measurement as measurement by the interferometer and second measurement as measurement by the measuring device to be performed in parallel, and to obtain the correction information based on the first measurement and the second measurement obtained with respect to each of the plurality of positions. | 01-24-2013 |
20130149647 | HOLDING APPARATUS, DRAWING APPARATUS, AND METHOD OF MANUFACTURING ARTICLE - A holding apparatus holds a substrate. The apparatus includes a base having burls that support the substrate, a pool whose capacity is variable and from which a liquid is to be supplied into a gap between the base and the substrate supported by the burls, and a regulator configured to regulate the capacity of the pool. | 06-13-2013 |
20140295355 | HOLDER, LITHOGRAPHY APPARATUS, AND METHOD OF MANUFACTURING ARTICLE - The present invention provides a holder for holding a substrate, the holder including a base to be received by a table, the base including a first surface arranged to receive the substrate to be held by the holder and a second surface opposite to the first surface, a first support provided on the second surface and arranged to surround a through hole formed in the base and configured to contact the table, a second support provided on the second surface and arranged to surround the first support and to contact the table, and a plurality of first pins provided in a region of the second surface between the second support and an outer edge of the base and arranged to contact the table. | 10-02-2014 |
Shunji Koya, Fukuoka JP
Patent application number | Description | Published |
---|---|---|
20140004475 | TOP-FIRING HOT BLAST STOVE | 01-02-2014 |
20140011152 | TOP-FIRING HOT BLAST STOVE - There is provided a top-firing hot blast stove capable of enhancing combustion efficiency in burner system, supplying high-temperature combustion gas to an entire checker chamber, and suppressing damage on a refractory material on an inner wall of a burner duct. | 01-09-2014 |
Takashi Koya, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20090187965 | ELECTRONIC APPARATUS, METHOD FOR CONTROLLING FUNCTIONS OF THE APPARATUS AND SERVER - An electronic apparatus, having functions on which use limitations can be imposed, in which a variety of functions are loaded on the electronic apparatus by hardware circuitry or by computer programs. Use of a certain function(s) is limited by setting a function limiting flag to “1”, provided that an other function(s) are usable within a period of a preset number of days of possible test use. An application is made from the apparatus to a key issuing source for purchasing usable functions. The key issuing source then issues a limitation removing key. The limitation removing key may be acquired from the key issuing source by a mobile phone terminal and transmitted to the apparatus by infrared ray communication. The apparatus rewrites the function limiting flag by this limitation removing key. If the number of days of actual test use has reached the number of days of possible test use, the CPU of the apparatus does not carry out the function(s) the function limiting flag of which is “1”. | 07-23-2009 |
20100034392 | ELECTRONIC APPARATUS, METHOD FOR CONTROLLING FUNCTIONS OF THE APPARATUS AND SERVER - An electronic apparatus, having functions on which use limitations can be imposed, in which a variety of functions are loaded on the electronic apparatus by hardware circuitry or by computer programs. Use of a certain function(s) is limited by setting a function limiting flag to “1”, provided that an other function(s) are usable within a period of a preset number of days of possible test use. An application is made from the apparatus to a key issuing source for purchasing usable functions. The key issuing source then issues a limitation removing key. The limitation removing key may be acquired from the key issuing source by a mobile phone terminal and transmitted to the apparatus by infrared ray communication. The apparatus rewrites the function limiting flag by this limitation removing key. If the number of days of actual test use has reached the number of days of possible test use, the CPU of the apparatus does not carry out the function(s) the function limiting flag of which is “1”. | 02-11-2010 |
Toshiaki Koya, Osaka-Shi JP
Patent application number | Description | Published |
---|---|---|
20160125883 | SPEECH RECOGNITION CLIENT APPARATUS PERFORMING LOCAL SPEECH RECOGNITION - [Object] An object is to provide a client having a local speech recognition function, capable of activating a speech recognition function of a speech recognition server in a natural manner, and capable of maintaining high precision while not increasing burden on a communication line. | 05-05-2016 |
Yohei Koya, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20130344147 | TABLET-FORMED PHARMACEUTICAL COMPOSITION FOR ORAL ADMINISTRATION AND METHOD FOR PRODUCING SAME - The object of the present invention is to provide an adsorbent for oral administration, which can: obviate sandy texture of granules-formed adsorbent for oral administration, reduce the volume administered compared to encapsulated adsorbent for oral administration, and be easy to take. | 12-26-2013 |
Yoshihiro Koya, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20130021857 | MEMORY CONTROLLER WITH ADJUSTABLE WIDTH STROBE INTERFACE - A method of operation in a memory controller comprising generating a mode control signal to specify at least one of a first and second mode is disclosed. In the first mode, the memory controller is configured to operate by issuing a memory access command to initiate a first data transfer between the memory controller and a first memory device, and generating a strobe signal to accompany data associated with the first data transfer. In the second mode, the controller is configured to operate by issuing a memory access command to initiate a second data transfer between the memory controller and at least first and second memory devices involving a full width that includes data widths of both the first and second memory devices, and issuing first and second strobe signals that accompany respective data transfers associated with each of the data widths of the first and second memory devices. | 01-24-2013 |
Yoshihito Koya, Kamakura JP
Patent application number | Description | Published |
---|---|---|
20100103713 | ADJUSTABLE WIDTH STROBE INTERFACE - A memory system comprises a circuit board | 04-29-2010 |
Yoshihito Koya, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20120314484 | Multilevel DRAM - A multi-level dynamic random-access memory (MLDRAM) represents an original bit combination of more than one bit using a cell voltage stored in a single memory cell. The cell voltage is in one of a number of discrete analog voltage ranges each corresponding to a respective one of the possible values of the bit combination. In reading a selected memory cell, stored charge is conveyed via a local bitline to a preamplifier. The preamplifier amplifies the signal on the local bitline and drives a global bitline with an analog signal representative of the stored voltage. A digitizer converts the analog signal on the global bitline into a read bit combination. The read bit combination is then moved to a data cache over the global bitline. The data cache writes an analog voltage back to the memory cell to write a new value or restore data destroyed in reading the cell. | 12-13-2012 |
Yoshihito Koya, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20100214822 | VOLTAGE-STEPPED LOW-POWER MEMORY DEVICE - This disclosure has described a system for charging a capacitive energy storage device of at least one memory cell within an integrated circuit device from an initial voltage to a final voltage, wherein the integrated circuit device includes a plurality of memory cells which are formed at least in part by capacitive energy storage devices. During operation, the system charges the capacitive energy storage device from the initial voltage to the final voltage stepwise through one or more progressively higher intermediate voltage levels using one or more voltage sources. Specifically, each intermediate voltage level is between the initial voltage and the final voltage, and each voltage source generates a respective intermediate voltage level. Note that charging the capacitive energy storage device through one or more intermediate voltage levels reduces energy dissipation during the charging process. | 08-26-2010 |
20100290286 | MULTI-PAGE PARALLEL PROGRAM FLASH MEMORY - A NAND flash memory device having a bit line and a plurality of storage cells coupled thereto. Programming circuitry is coupled to the plurality of storage cells concurrently to program two or more of the storage cells in different NAND strings associated with the same bit line. | 11-18-2010 |
Yukari Koya, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20140155582 | NOVEL ANTI-HUMAN NGF ANTIBODY - [Task] To provide an anti-human NGF antibody or an antigen-binding fragment thereof that is excellent in safety by reducing the risk of side effects such as effects on a fetus and thrombus formation while maintaining high neutralizing activity, and to provide means for preventing or treating various diseases in which human NGF is involved in the formation of pathological conditions, by using the antibody or the antibody-binding fragment thereof. | 06-05-2014 |
20150218265 | NOVEL ANTI-HUMAN NGF ANTIBODY - To provide an anti-human NGF antibody or an antigen-binding fragment thereof that is excellent in safety by reducing the risk of side effects such as effects on a fetus and thrombus formation while maintaining high neutralizing activity, and to provide means for preventing or treating various diseases in which human NGF is involved in the formation of pathological conditions, by using the antibody or the antibody-binding fragment thereof. An anti-human NGF antibody Fab′ fragment comprising a heavy-chain variable region consisting of an amino acid sequence shown by SEQ ID NO:6 and a light-chain variable region consisting of an amino acid sequence shown by SEQ ID NO:4. | 08-06-2015 |