| Patent application number | Description | Published |
|---|
| 20120170382 | SEMICONDUCTOR MEMORY DEVICE, TEST CIRCUIT, AND TEST OPERATION METHOD THEREOF - A semiconductor memory device includes a plurality of banks, each including a plurality of first memory cells and a plurality of second memory cells, a first input/output unit configured to transfer first data between the first memory cells and a plurality of first data pads, a second input/output unit configured to transfer second data between the second memory cells and a plurality of second data pads, a path selection unit configured to transfer the first data which are input through the first data pads, to both the first and second memory cells, during a test mode, and a test mode control unit configured to compare the first data of the first and second memory cells, and to control the first data pads to denote a fail status based on a comparison result, during the test mode. | 07-05-2012 |
| 20120173942 | SEMICONDUCTOR MEMORY DEVICE, TEST CIRCUIT, AND TEST OPERATION METHOD THEREOF - A semiconductor memory device includes a plurality of banks, each including a plurality of first memory cells and a plurality of second memory cells; a first input/output unit configured to transfer first data between the first memory cells and a plurality of first data pads; a second input/output unit configured to transfer second data between the second memory cells and a plurality of second data pads; a path selection unit configured to transfer the first data, which are input through the first data pads, to both the first and second memory cells during a test mode; and a test mode control unit configured to compare the first data of the first and second memory cells, and to control at least one of the first data pads to denote a fail status based on a comparison result, during the test mode. | 07-05-2012 |
| Patent application number | Description | Published |
|---|
| 20080313053 | PAYMENT SERVICE - A method and system to offer a payment service to a consumer user. The system receives a check-out request from the consumer user of an electronic storefront. The check-out request is for purchase one or more products from the electronic storefront. The system determines whether to offer a payment service to the consumer user by identifying whether the consumer user is authorized to use the payment service to make purchases from the electronic storefront. Finally, the system serves a web-based check-out interface to a client used by the consumer user. The check-out interface includes an offer to the consumer user to use the payment service. Specifically, the offer includes an option to enable the consumer user to make payment for the one or more products via the payment service. | 12-18-2008 |
| 20100057589 | PAYMENT SERVICE TO EFFICIENTLY ENABLE ELECTRONIC PAYMENT - A method to redirect a browser client is disclosed. The method comprises serving a first web page including a check-out option and receiving a check-out request from a consumer user of an electronic storefront web site. The check-out request is to purchase a product. In response to the check-out request the browser client is redirected to a web page hosted by a payment service web site. The payment service web site stores information that includes a return URL that corresponds to a web-based interface that is hosted by the electronic storefront web site. The redirection further includes a comparison of the return URL in the stored information to a return URL that corresponds to the web-based interface that is hosted by the electronic storefront web site. The comparison is to determine whether redirection to the web-based interface hosted by the electronic storefront web site should be performed. | 03-04-2010 |
| 20100325042 | PAYMENT SERVICE TO EFFICIENTLY ENABLE ELECTRONIC PAYMENT - A method to redirect a browser client is disclosed. The method comprises storing information at a payment service web site that includes a return URL (uniform resource locator) corresponding to a web-based interface hosted by a merchant web site. Next, the method comprise extracting the return URL embedded in the information and comparing, the return URL to a reference return URL corresponding to the web-based interface hosted by the merchant web site. Finally, the method comprises identifying the return URL matches the reference return URL and redirecting the browser client to the web-based interface hosted by the merchant web site responsive to the identifying the match. | 12-23-2010 |
| 20110246367 | Payment service to efficiently enable electronic payment - A method to forward a browser client is disclosed. The method comprises storing information at a payment service server. The information includes a return network address corresponding to a interface hosted by a merchant server. Next, the method performs the step of comparing the return network address that is included in the information to a reference return network address corresponding to the interface hosted by the merchant server and identifying whether the return network address matches the reference return network address. Finally, the method comprises forwarding the browser client to the interface hosted by the merchant server responsive to the identifying the match. | 10-06-2011 |
| 20120150688 | PAYMENT SERVICE TO EFFICIENTLY ENABLE ELECTRONIC PAYMENT - A method comprising communicating a web page, over a network, to a merchant server associated with a merchant. The web page includes a plurality of input mechanisms for receiving a plurality of reference return network addresses. The method further comprises receiving a first reference return network address, over a network, from the merchant, the first reference return network address being received at the payment service server, the first reference return network address identifying an interface that is hosted by a first merchant web site that is operated by the merchant and being utilized as a first landing page to which the consumer user is redirected to by the payment server to execute a transaction between the consumer user and the merchant. Finally, the method comprises storing the first reference return network address at the payment service server in user profile information that is associated with the merchant. | 06-14-2012 |
| Patent application number | Description | Published |
|---|
| 20110316446 | POWER CONVERTER WITH COMPENSATION CIRCUIT FOR ADJUSTING OUTPUT CURRENT PROVIDED TO A CONSTANT LOAD - A power converter for constant loads includes an energy transfer element, a switch, a controller, and a compensation circuit. The energy transfer element is coupled to receive a rectified voltage having a non-blocked portion and a blocked portion, where an amount of the blocked portion corresponds to a phase angle. The controller is coupled to control switching of the switch to regulate an output current of the power converter in response to a plurality of signals. The plurality of signals includes a peak input voltage signal and a feedback signal, where the peak input voltage signal is representative of a peak input voltage of the power converter and the feedback signal is representative of the output voltage of the power converter. The compensation circuit is coupled to adjust at least one of the plurality of signals in response to the phase angle exceeding a phase angle threshold. | 12-29-2011 |
| 20120032610 | POWER CONVERTER HAVING A FEEDBACK CIRCUIT FOR CONSTANT LOADS - A power converter having a feedback circuit for constant loads includes an input, a switch, an input voltage sense circuit, a feedback circuit, and a controller. The input is to be coupled to receive an input voltage and the switch is coupled to the input. The input voltage sense circuit is coupled to the input to generate an input voltage sense signal representative of the input voltage. The feedback circuit is coupled to an output of the power converter, where the output is electrically coupled to the input. The feedback circuit generates a feedback signal representative of an output voltage of the power converter. The controller is coupled to the feedback circuit and to the input voltage sense circuit to control switching of the switch to regulate an output current at the output of the power converter in response to the feedback signal and the input voltage sense signal. | 02-09-2012 |
| 20130020965 | POWER CONVERTER WITH COMPENSATION CIRCUIT FOR ADJUSTING OUTPUT CURRENT PROVIDED TO A CONSTANT LOAD - A power converter for constant loads includes an energy transfer element, a switch, a controller, and a compensation circuit. The energy transfer element is coupled to receive a rectified voltage having a blocked portion that corresponds to a phase angle. The controller is coupled to control switching of the switch to regulate an output current of the power converter in response to a plurality of signals. The plurality of signals includes a peak input voltage signal and a feedback signal. The compensation circuit is coupled to output a compensation signal to adjust at least one of the plurality of signals in response to the phase angle exceeding a phase angle threshold. The compensation circuit does not output the compensation signal and does not adjust the at least one of the plurality of signals when the phase angle is less than the phase angle threshold. | 01-24-2013 |
| 20130214702 | POWER CONVERTER WITH COMPENSATION CIRCUIT FOR ADJUSTING OUTPUT CURRENT PROVIDED TO A CONSTANT LOAD - A method for use in a power converter includes generating a peak input voltage signal that is representative of a peak value of the input voltage for phase angles less than a phase angle threshold and is representative of a value that is less than the peak value of the input voltage for phase angles greater than the phase angle threshold. The method also includes controlling a switching of a switch to regulate an output current of the power converter in response to the peak input voltage signal and the feedback signal. A compensation current is then added to the peak input voltage signal when the phase angle is greater than the phase angle threshold to allow for natural dimming at an output of the power converter. | 08-22-2013 |
| Patent application number | Description | Published |
|---|
| 20100033803 | ADHESIVE AND SEALING LAYERS FOR ELECTROPHORETIC DISPLAYS - The invention is directed to compositions and methods for improving the physicomechanical and electro-optical properties of an electrophoretic or liquid crystal display and also to semi-finished or finished display panels with improved physicomechanical properties. The invention is further directed to a display device comprising display cells filled with a display fluid and top-sealed with a top-sealing layer, wherein the top-sealing layer has a thickness of less than 10 microns measured at the center area. | 02-11-2010 |
| 20100103501 | ELECTROPHORETIC DISPLAY STRUCTURES - This invention relates to a display device comprising a plurality of display cells, wherein said display cells are separated by slanted partition walls. This invention also relates to a display device comprising a plurality of display cells, wherein said display cells are separated by indented partition walls having indented areas. The electrophoretic structures of the present invention may be manufactured by a continuous or semi-continuous roll-to-roll manufacturing process. The structures in which display cells are separated by slanted partition walls or partition walls having indented areas are capable of providing enhanced color states. | 04-29-2010 |
| 20100288639 | PROCESS FOR THE MANUFACTURE OF ELECTROPHORETIC DISPLAYS - This invention relates to a process for the manufacture of a multi-color electrophoretic display involving adding colorant solutions or dispersions of different colors and charged pigment particles in separate steps. The process comprises a first step of pattern-wise filling colorant solutions or dispersions into microcups in predetermined areas, followed by a step of pattern-wise or non-pattern-wise adding an electrophoretic fluid comprising charged pigment particles dispersed in a dielectric solvent or solvent mixture into the microcups which are pre-filled with the colorants. | 11-18-2010 |
| 20140050814 | EMBOSSING ASSEMBLY AND METHODS OF PREPARATION - The invention is directed to an embossing assembly and methods for its preparation. The assembly comprises a drum, a non-expandable insert and an embossing sleeve and it is particularly useful for the preparation of microcups used in a display device. The assembly may also comprise only a drum and an embossing sleeve. | 02-20-2014 |
| 20140065369 | MICROSTRUCTURE FILM - The present invention is directed to a microstructure film comprising an area of microstructures and two edge areas, wherein the height of the highest part in the edge areas exceeds the height of the highest point in the microstructures, preferably by about 1 μm to about 1 mm. The application also describes how such a film may be manufactured. | 03-06-2014 |
| Patent application number | Description | Published |
|---|
| 20110265825 | FEMALE LUER CONNECTOR DISINFECTING CAP - A cleaning device for a site of a medical implement is disclosed, as are methods for using such devices. The cleaning device can include a cap having an opening to an inner cavity, and the opening can be adapted to receive a site of the medical implement. The inner cavity can include a male luer protrusion that extends up from an inner wall toward the opening, and can be sized and adapted for insertion into a female luer when the cap is provided on the medical implement. The cleaning device can further include a cleaning material that contains a cleaning agent prior to receipt of the site of the medical implement, i.e. the cleaning material is pre-loaded with the cleaning agent. The cleaning material can be at least partially secured in the inner cavity and adapted to swab and clean the site with the cleaning agent. The cap can further include a friction-forming member for creating a friction-based fitting of the cap onto the site of the medical implement. | 11-03-2011 |
| 20120216359 | Medical Implement Cleaning System - A cleaning system for medical implements includes a number of cleaning caps attached to a substrate. Each cleaning cap can be selectively and individually removed from the substrate, which, prior to such removal, acts as a seal to the opening of each cap. Each cap includes an inner cavity accessible through the opening. The inner cavity holds a cleaning material that contains a cleaning agent, which is held in the inner cavity by the seal provided by the substrate. Upon removal, the cap can be placed on a site of a medical implement to clean the site by contact with the cleaning material and cleaning agent. | 08-30-2012 |
| 20140150832 | MALE MEDICAL IMPLEMENT CLEANING DEVICE - A cleaning cap for a medical implement having a male protrusion. The cleaning cap includes a housing defining an inner cavity defined by an inner wall and distal end that encloses the inner cavity, and an opening opposite the distal end. The inner wall has a recess near the opening to the housing. The recess has a diameter that is greater than a diameter of the inner wall near the recess. The cap further includes a movable piston having a forward nose and rearward end surrounded by a flexible flange that extends outward and toward the opening to abut the inner wall near the recess of the housing to maintain a cleaning solution in the inner cavity prior to receipt of the male protrusion into the inner cavity. The rearward end of the movable piston configured to couple with a distal end of the male protrusion to move the piston toward a distal end of the housing opposite the opening of the housing to provide a portion of the cleaning solution to the male protrusion. | 06-05-2014 |
| 20140261558 | FEMALE LUER CONNECTOR DISINFECTING CAP - A cleaning device for a site of a medical implement is disclosed, as are methods for using such devices. The cleaning device can include a cap having an opening to an inner cavity, and the opening can be adapted to receive a site of the medical implement. The inner cavity can include a male luer protrusion that extends up from an inner wall toward the opening, and can be sized and adapted for insertion into a female luer when the cap is provided on the medical implement. The cleaning device can further include a cleaning material that contains a cleaning agent prior to receipt of the site of the medical implement, i.e. the cleaning material is pre-loaded with the cleaning agent. The cleaning material can be at least partially secured in the inner cavity and adapted to swab and clean the site with the cleaning agent. The cap can further include a friction-forming member for creating a friction-based fitting of the cap onto the site of the medical implement. | 09-18-2014 |
| Patent application number | Description | Published |
|---|
| 20110301584 | LASER TISSUE ABLATION SYSTEM - Embodiments of the invention are directed to a laser ablation system. In one embodiment, the laser ablation system comprises a shaft, a balloon, a laser fiber and a viewing fiber. The shaft has a proximal end and a distal end. The balloon is attached to the distal end of the shaft, a portion of which is within the balloon. The laser fiber has a distal end comprising a light dispenser that is configured to deliver laser light through the balloon. The viewing fiber is configured to image an interior balloon. In accordance with another embodiment, the laser ablation system comprises a shaft, a balloon and a laser fiber. The shaft has a proximal end and a distal end. The balloon is attached to the distal end of the shaft, which is within the balloon. The balloon includes an inflated state, in which the balloon is shaped to conform to a cavity of a patient. The laser fiber has a distal end comprising light dispenser that is configured to deliver laser light through the balloon. | 12-08-2011 |
| 20120022511 | LASER MODULATION FOR COAGULATION - An apparatus ( | 01-26-2012 |
| 20150045779 | LASER TISSUE ABLATION SYSTEM - Embodiments of a laser ablation system include a shaft, a balloon and a laser fiber. The shaft has a proximal end and a distal end. The balloon is attached to the distal end of the shaft, a portion of which is disposed within the balloon. A light dispenser at a distal end of the laser fiber deliver laser light through the balloon. A central axis of the balloon is aligned with a longitudinal axis of the shaft. The balloon has a variable transparency such that the transmission of laser light through the balloon is non-uniform along the central axis. Accordingly, an energy of laser light transmitted from the light dispenser through the balloon to the targeted tissue varies due to the variable transparency of the balloon. | 02-12-2015 |
| Patent application number | Description | Published |
|---|
| 20110107062 | Interrupt Handling - Techniques for handling interrupts of multiple instruction threads within a multi-thread processing environment. The techniques include: interleavingly fetching and issuing instructions of (i) a first instruction execution thread and (ii) a second instruction thread for execution by an execution block of the multi-thread processing environment; providing a first interrupt signal via a first interrupt signal line within the multi-thread processing environment to interrupt fetching and issuing of instructions of the first instruction execution thread; and providing a second interrupt signal via a second interrupt signal line within the multi-thread processing environment to interrupt fetching and issuing of instructions of the second instruction execution thread. The first interrupt signal line and the second interrupt signal line are physically separate and distinct signal lines that are directly electrically coupled to one another. | 05-05-2011 |
| 20120036518 | EVENT-BASED BANDWIDTH ALLOCATION MODE SWITCHING METHOD AND APPARATUS - A system, apparatus, and method for allocation mode switching on an event-driven basis are described herein. The allocation mode switching method includes detecting an event, selecting a bandwidth allocation mode associated with the detected event, and allocating a plurality of execution cycles of an instruction execution period of a processor core among a plurality of instruction execution threads based at least in part on the selected bandwidth allocation mode. Other embodiments may be described and claimed. | 02-09-2012 |
| 20120066479 | METHODS AND APPARATUS FOR HANDLING SWITCHING AMONG THREADS WITHIN A MULTITHREAD PROCESSOR - A system, apparatus and method for handling switching among threads within a multithread processor are described herein. Embodiments of the present invention provide a method for multithread handling that includes fetching and issuing one or more instructions, corresponding to a first instruction execution thread, to an execution block for execution during a cycle count associated with the first instruction execution thread and when the instruction execution thread is in an active mode. The method further includes switching a second instruction execution thread to the active mode when the cycle count corresponding to the first instruction execution thread is complete, and fetching and issuing one or more instructions, corresponding to the second instruction execution thread, to the execution block for execution during a cycle count associated with the second instruction execution thread. The method additionally includes resetting the cycle counts when a master instruction execution thread is in the active mode. | 03-15-2012 |
| 20120239915 | Interrupt Handling - Techniques for handling interrupts of multiple instruction threads within a multi-thread processing environment. The techniques include: interleavingly fetching and issuing instructions of (i) a first instruction execution thread and (ii) a second instruction thread for execution by an execution block of the multi-thread processing environment; providing a first interrupt signal via a first interrupt signal line within the multi-thread processing environment to interrupt fetching and issuing of instructions of the first instruction execution thread; and providing a second interrupt signal via a second interrupt signal line within the multi-thread processing environment to interrupt fetching and issuing of instructions of the second instruction execution thread. The first interrupt signal line and the second interrupt signal line are physically separate and distinct signal lines that are directly electrically coupled to one another. | 09-20-2012 |
| 20130173776 | Method and Apparatus for Wirelessly Managing a Classroom Environment - This disclosure describes devices, methods, and techniques for managing a classroom environment. These devices, method, and/or techniques enable a classroom manager device to manage a wireless classroom environment. | 07-04-2013 |
| 20130247072 | METHOD AND APPARATUS FOR BANDWIDTH ALLOCATION MODE SWITCHING BASED ON RELATIVE PRIORITIES OF THE BANDWIDTH ALLOCATION MODES - A system, apparatus, and method for allocation mode switching on an event-driven basis are described herein. The allocation mode switching method includes detecting an event, selecting a bandwidth allocation mode associated with the detected event, and allocating a plurality of execution cycles of an instruction execution period of a processor core among a plurality of instruction execution threads based at least in part on the selected bandwidth allocation mode. Other embodiments may be described and claimed. | 09-19-2013 |
| Patent application number | Description | Published |
|---|
| 20100302407 | Image Sensor with Sensitivity Control and Sensitivity based Wide Dynamic Range - In one embodiment, a method for sensing an image of a scene includes receiving incident light at a image sensing device including an array of at least two regions of pixel elements, providing one or more control parameters where each of the control parameters modifies the sensitivity of the pixel elements, generating control signals for the one or more control parameter for each region of pixel elements where the sensitivity of the pixel elements is varied on a region by region basis. In another embodiment, method for sensing an image of a scene includes generating control signals for controlling two or more control parameters for controlling the pixel elements of an entire array to provide continuous fine grain control of the sensitivity of the pixel elements. | 12-02-2010 |
| 20130020466 | Conversion Gain Modulation Using Charge Sharing Pixel - An image sensor including an array of pixel elements is operated according to two operation modes to modulate the conversion gain of the pixel to operate the image sensor based on the impinging light conditions. More specifically, an image sensor pixel element is operated in a high conversion gain mode for low light conditions and in a low conversion gain mode for bright light conditions. The low conversion gain mode implements charge sharing between the floating diffusion and the photodiode. The low conversion gain mode further implements partial reset where the photodiode and the floating diffusion are reset to the same potential and to a potential slightly less than the pinning voltage of the photodiode. | 01-24-2013 |
| 20130258151 | CMOS Image Sensors Implementing Full Frame Digital Correlated Double Sampling with Global Shutter - An active pixel CMOS image sensor implements full frame digital correlated double sampling (CDS) with global shutter where all the pixels in the image sensor are reset at substantially the same time and all the pixels in the image sensor integrate incident light at substantially the same time and for substantially the same time duration and correlated double sampling cancellation is performed in the digital domain. In one embodiment, the image sensing device includes an array of light sensing elements, a timing and control circuit and analog-to-digital converters. The timing and control circuit is operative to reset the light sensing elements in the array and to control the array of light sensing elements to integrate incident light. The pixel reset values are cancelled from the corresponding light dependent pixel values for each of the light sensing elements to generate correlated double sampling (CDS) corrected digital output pixel values. | 10-03-2013 |
| 20140368680 | CONVERSION GAIN MODULATION USING CHARGE SHARING PIXEL - An image sensor including an array of pixel elements is operated according to two operation modes to modulate the conversion gain of the pixel to operate the image sensor based on the impinging light conditions. More specifically, an image sensor pixel element is operated in a high conversion gain mode for low light conditions and in a low conversion gain mode for bright light conditions. The low conversion gain mode implements charge sharing between the floating diffusion and the photodiode. The low conversion gain mode further implements partial reset where the photodiode and the floating diffusion are reset to the same potential and to a potential slightly less than the pinning voltage of the photodiode. | 12-18-2014 |
| Patent application number | Description | Published |
|---|
| 20080206897 | Selective Depth Optical Processing - Methods for processing semiconductor materials and substrates with a focused or collimated light beam. Light may be directed on a sample to alter material properties at a depth below the surface. The focused light beam has a peak power density positioned at a selected depth, and absorption of light energy, resulting from selection of wavelength and optical characteristics of the substrate as a function of depth, results in process effects taking place over a preferred limited range of depth. For example, process effects such as curing, annealing, implant activation, selective melting, deposition and chemical reaction may be achieved at dimensions limited by the light beam density in the vicinity of the focused beam spot. The wavelength may be selected to be appropriate for the process effect chosen. The beam may be scanned over the substrate to selectively provide processing effects. | 08-28-2008 |
| 20080254553 | In Situ, Ex Situ and Inline Process Monitoring, Optimization and Fabrication - Methods and systems for in situ process control, monitoring, optimization and fabrication of devices and components on semiconductor and related material substrates includes a light illumination system and electrical probe circuitry. The light illumination system may include a light source and detectors to measure optical properties of the in situ substrate while the electrical probe circuitry causes one or more process steps due to applied levels of voltage or current signals. The electrical probe circuitry may measure changes in electrical properties of the substrate due to the light illumination, the applied voltages and/or currents or other processes. The in situ process may be controlled on the basis of the optical and electrical measurements. | 10-16-2008 |
| Patent application number | Description | Published |
|---|
| 20120219827 | Stack Including a Magnetic Zero Layer - A stack including a crystallographic orientation interlayer, a magnetic zero layer disposed on the interlayer, and a magnetic recording layer disposed on the magnetic zero layer is disclosed. The magnetic zero layer is non-magnetic or has a saturation magnetic flux density (B | 08-30-2012 |
| 20120251846 | RECORDING MEDIA WITH MULTIPLE EXCHANGE COUPLED MAGNETIC LAYERS - A magnetic recording (PMR) disk structure is described. The PMR disk structure may include a magnetic capping layer being substantially free of an oxide, an upper magnetic layer with an oxide content disposed directly below and in contact with the magnetic capping layer, and an upper exchange coupling layer disposed below the upper magnetic layer. | 10-04-2012 |
| 20140300994 | PERPENDICULAR RECORDING MEDIA WITH GRAIN ISOLATION INITIATION LAYER AND EXCHANGE BREAKING LAYER FOR SIGNAL-TO-NOISE RATIO ENHANCEMENT - Aspects of the present invention relate to a perpendicular magnetic recording (PMR) media stack and methods for fabricating the same. The PMR media stack has a novel grain isolation initiation layer (GIIL) and/or a novel exchange-break layer (EBL) that can improve the signal-to-noise performance of the PMR media stack. The PMR media stack includes a substrate, a soft underlayer on the substrate, an interlayer positioned on the soft underlayer, and a grain isolation initiation layer (GIIL) positioned on the interlayer, a magnetic layer positioned on the GIIL, and an exchange break layer (EBL) positioned on the magnetic layer. The GIIL and/or EBL includes a CoCrRu-oxide. | 10-09-2014 |
| Patent application number | Description | Published |
|---|
| 20110284505 | APPARATUS AND METHOD FOR TEMPERATURE CONTROL OF A SEMICONDUCTOR SUBSTRATE SUPPORT - A recirculation system of a substrate support on which a semiconductor substrate is subjected to a multistep process in a vacuum chamber, the system comprising a substrate support having at least one liquid flow passage in a base plate thereof, an inlet and an outlet in fluid communication with the flow passage, a supply line in fluid communication with the inlet, and a return line in fluid communication with the outlet; a first recirculator providing liquid at temperature T | 11-24-2011 |
| 20120305190 | GAS DISTRIBUTION SYSTEM FOR CERAMIC SHOWERHEAD OF PLASMA ETCH REACTOR - A gas delivery system for a ceramic showerhead includes gas connection blocks and a gas ring, the gas connection blocks mounted on the gas ring such that gas outlets in the blocks deliver process gas to gas inlets in an outer periphery of the showerhead. The gas ring includes a bottom ring with channels therein and a welded cover plate enclosing the channels. The gas ring can include a first channel extending ½ the length of the gas ring, two second channels connected at midpoints thereof to downstream ends of the first channel, and four third channels connected at midpoints thereof to downstream ends of the second channels. the cover plate can include a first section enclosing the first channel, two second sections connected at midpoints thereof to ends of the first section, and third sections connected at midpoints thereof to ends of the second sections. The channels are arranged such that the process gas travels equal distances for a single gas inlet in the gas ring to eight outlets in the cover ring allowing equal gas flow. | 12-06-2012 |
| 20120309204 | GAS DISTRIBUTION SHOWERHEAD FOR INDUCTIVELY COUPLED PLASMA ETCH REACTOR - A two piece ceramic showerhead includes upper and lower plates which deliver process gas to an inductively coupled plasma processing chamber. The upper plate overlies the lower plate and includes radially extending gas passages which extend inwardly from an outer periphery of the upper plate, axially extending gas passages in fluid communication with the radially extending gas passages and an annular recess forming a plenum between the upper and lower plates. The lower plate includes axially extending gas holes in fluid communication with the plenum. The upper plate can include eight radially extending gas passages evenly spaced around the periphery of the upper plate and the lower plate can include inner and outer rows of gas holes. The two piece ceramic showerhead forms a dielectric window of the chamber through which radiofrequency energy generated by an antenna is coupled into the chamber. A gas delivery system delivers process gas to a plenum between the upper and lower plates having a gas volume of no greater than 500 cm | 12-06-2012 |
| 20140065827 | GAS DISTRIBUTION SHOWERHEAD FOR INDUCTIVELY COUPLED PLASMA ETCH REACTOR - A two piece ceramic showerhead includes upper and lower plates which deliver process gas to an inductively coupled plasma processing chamber. The upper plate overlies the lower plate and includes radially extending gas passages which extend inwardly from an outer periphery of the upper plate, axially extending gas passages in fluid communication with the radially extending gas passages and an annular recess forming a plenum between the upper and lower plates. The lower plate includes axially extending gas holes in fluid communication with the plenum. The two piece ceramic showerhead forms a dielectric window of the chamber through which radiofrequency energy generated by an antenna is coupled into the chamber. The gas delivery system is operable to supply an etching gas and a deposition gas into the processing chamber such that the etching gas in the plenum can be replaced with the deposition gas. | 03-06-2014 |
| 20140217895 | TEMPERATURE CONTROLLED WINDOW OF A PLASMA PROCESSING CHAMBER COMPONENT - A temperature controlled dielectric window of an inductively coupled plasma processing chamber includes a dielectric window forming a top wall of the plasma processing chamber having at least first and second channels therein. A liquid circulating system includes a source of cold liquid circulating in a first closed loop which is not in fluid communication with the channels, a source of hot liquid circulating in a second closed loop which is in fluid communication with the channels, and first and second heat exchangers. The cold liquid passes through the first heat exchanger at a controllable flow rate and temperature of the hot liquid is adjusted by heat exchange with the cold liquid as the hot liquid passes through the first heat exchanger and then through the inlet of the first channel. The cold liquid passes through the second heat exchanger at a controllable flow rate and temperature of the hot liquid is adjusted by heat exchange with the cold liquid as the hot liquid passes through the second heat exchanger and then through the inlet of the second channel. | 08-07-2014 |
| Patent application number | Description | Published |
|---|
| 20100243164 | REPLACEABLE UPPER CHAMBER SECTION OF PLASMA PROCESSING APPARATUS - A replaceable upper chamber section of a plasma reaction chamber in which semiconductor substrates can be processed comprises a monolithic metal cylinder having a conical inner surface which is widest at an upper end thereof, an upper flange extending horizontally outward away from the conical inner surface and a lower flange extending horizontally away from the conical inner surface. The cylinder includes an upper annular vacuum sealing surface adapted to seal against a dielectric window of the plasma chamber and a lower annular vacuum sealing surface adapted to seal against a bottom section of the plasma chamber. A thermal mass at an upper portion of the cylinder is defined by a portion of the cylinder between the conical inner surface and an outer surface extending vertically from the upper flange, the thermal mass being effective to provide azimuthal temperature uniformity of the conical inner surface. A thermal choke is located at a lower portion of the cylinder and is effective to minimize transfer of heat across the lower vacuum sealing surface. The thermal choke is defined by a thin metal section having a thickness of less than 0.25 inch and extending at least 25% of the length of the conical inner surface. | 09-30-2010 |
| 20110126984 | EDGE RING ASSEMBLY FOR PLASMA ETCHING CHAMBERS - An edge ring assembly used in a plasma etching chamber includes a dielectric coupling ring and a conductive edge ring. In one embodiment, the dielectric coupling ring has an annular projection extending axially upward from its inner periphery. The dielectric coupling ring is adapted to surround a substrate support in a plasma etching chamber. The conductive edge ring is adapted to surround the annular projection of the dielectric coupling ring. A substrate supported on the substrate support overhangs the substrate support and overlies the annular projection of the dielectric coupling ring and a portion of the conductive edge ring. In another embodiment, the dielectric coupling ring has a rectangular cross section. The dielectric coupling ring and the conductive edge ring are adapted to surround a substrate support in a plasma etching chamber. A substrate supported on the substrate support overhangs the substrate support and overlies a portion of the conductive edge ring. | 06-02-2011 |
| 20140367047 | EDGE RING ASSEMBLY FOR PLASMA ETCHING CHAMBERS - An edge ring assembly used in a plasma etching chamber includes a dielectric coupling ring and a conductive edge ring. In one embodiment, the dielectric coupling ring has an annular projection extending axially upward from its inner periphery. The dielectric coupling ring is adapted to surround a substrate support in a plasma etching chamber. The conductive edge ring is adapted to surround the annular projection of the dielectric coupling ring. A substrate supported on the substrate support overhangs the substrate support and overlies the annular projection of the dielectric coupling ring and a portion of the conductive edge ring. In another embodiment, the dielectric coupling ring has a rectangular cross section. The dielectric coupling ring and the conductive edge ring are adapted to surround a substrate support in a plasma etching chamber. A substrate supported on the substrate support overhangs the substrate support and overlies a portion of the conductive edge ring. | 12-18-2014 |
| Patent application number | Description | Published |
|---|
| 20110117728 | METHOD OF DECONTAMINATION OF PROCESS CHAMBER AFTER IN-SITU CHAMBER CLEAN - A method and apparatus for removing deposition products from internal surfaces of a processing chamber, and for preventing or slowing growth of such deposition products. A halogen containing gas is provided to the chamber to etch away deposition products. A halogen scavenging gas is provided to the chamber to remove any residual halogen. The halogen scavenging gas is generally activated by exposure to electromagnetic energy, either inside the processing chamber by thermal energy, or in a remote chamber by electric field, UV, or microwave. A deposition precursor may be added to the halogen scavenging gas to form a deposition resistant film on the internal surfaces of the chamber. Additionally, or alternately, a deposition resistant film may be formed by sputtering a deposition resistant metal onto internal components of the processing chamber in a PVD process. | 05-19-2011 |
| 20110308551 | METHOD AND APPARATUS FOR INDUCING TURBULENT FLOW OF A PROCESSING CHAMBER CLEANING GAS - Embodiments of the invention generally relate to apparatus and methods for cleaning chamber components using a cleaning plate. The cleaning plate is adapted to be positioned on a substrate support during a cleaning process, and includes a plurality of turbulence-inducing structures. The turbulence-inducing structures induce a turbulent flow of cleaning gas while the cleaning plate is rotated during a cleaning process. The cleaning plate increases the retention time of the cleaning gas near the showerhead during cleaning. Additionally, the cleaning plate reduces concentration gradients within the cleaning plate to provide a more effective clean. The method includes positioning a cleaning plate adjacent to a showerhead, and introducing cleaning gas to the space between the showerhead and the cleaning plate. A material deposited on the surface of the showerhead is then heated and vaporized in the presence of the cleaning gas, and then exhausted from the processing chamber. | 12-22-2011 |
| 20120000490 | METHODS FOR ENHANCED PROCESSING CHAMBER CLEANING - Methods and apparatus for cleaning a showerhead and other chamber components used in a chemical vapor deposition process are provided. The methods comprise establishing a thermal gradient in a chamber having a showerhead assembly with deposited material thereon, providing a halogen containing cleaning gas to the chamber, wherein the thermal gradient causes a turbulent or convective flow of the cleaning gas, removing the coating of deposited material from the showerhead assembly by reacting the halogen containing cleaning gas with the deposited material, and exhausting reaction by-products from the chamber. | 01-05-2012 |
| 20120073503 | PROCESSING SYSTEMS AND APPARATUSES HAVING A SHAFT COVER - Apparatus and systems are disclosed for processing a substrate. In an embodiment, a system includes a processing chamber, which includes a substrate support to support the substrate. The chamber further includes a plate member positioned below the substrate support and designed to improve heating efficiency within the processing chamber. The processing chamber further includes a lower dome positioned below the plate member. The plate member is designed to prevent a coating from being deposited on the lower dome during processing conditions. The plate member is designed to prevent particles and debris from falling below the plate member. The plate member is designed to improve heating uniformity between the plate member and the substrate within the processing chamber. | 03-29-2012 |
| 20120171797 | SEASONING OF DEPOSITION CHAMBER FOR DOPANT PROFILE CONTROL IN LED FILM STACKS - Apparatus and method for seasoning an idled deposition chamber prior to growing an epitaxial layer. A dopant containing source gas, such as a Mg-containing source gas, is introduced to an MOCVD chamber after the chamber has been idled and prior to the chamber growing a film containing the dopant on a substrate. In a multi-chambered deposition system, a non-p-type epitaxial layer of an LED film stack is grown over a substrate in a first deposition chamber while a seasoning process is executed in a second deposition chamber with a p-type dopant-containing source gas. Subsequent to the seasoning process, a p-type epitaxial layer of the LED film stack is grown on the substrate in the second deposition chamber with improved control of p-type dopant concentration in the p-type epitaxial layer. | 07-05-2012 |
| 20120235115 | GROWTH OF III-V LED STACKS USING NANO MASKS - Methods, semiconductor material stacks and equipment for manufacture of light emitting diodes (LEDs) with improve crystal quality. A growth stopper is deposited between nuclei for a group III-V material, such as GaN, to form a nano mask. The group III-V material is laterally overgrown from a region of the nuclei not covered by the nano mask to form a continuous material layer with reduced dislocation density in preparation for subsequent growth of n-type and p-type layers of the LED. The lateral overgrowth from the nuclei may further recover the surface morphology of the buffer layer despite the presence of the nano mask. Presence of the growth stopper may further result in void formation on a substrate side of an LED stack to improve light extraction efficiency. | 09-20-2012 |
| 20130023079 | FABRICATION OF LIGHT EMITTING DIODES (LEDS) USING A DEGAS PROCESS - Methods of fabricating light emitting diodes using a degas process are described. For example, a method includes providing a partially formed group III-V material layer stack of an LED. Contaminants are removed from the partially formed group III-V material layer stack by a degas process. Formation of the group III-V material layer stack of the LED is then completed. | 01-24-2013 |
| 20140116470 | METHOD OF DECONTAMINATION OF PROCESS CHAMBER AFTER IN-SITU CHAMBER CLEAN - A method and apparatus for removing deposition products from internal surfaces of a processing chamber, and for preventing or slowing growth of such deposition products. A halogen containing gas is provided to the chamber to etch away deposition products. A halogen scavenging gas is provided to the chamber to remove any residual halogen. The halogen scavenging gas is generally activated by exposure to electromagnetic energy, either inside the processing chamber by thermal energy, or in a remote chamber by electric field, UV, or microwave. A deposition precursor may be added to the halogen scavenging gas to form a deposition resistant film on the internal surfaces of the chamber. Additionally, or alternately, a deposition resistant film may be formed by sputtering a deposition resistant metal onto internal components of the processing chamber in a PVD process. | 05-01-2014 |
| 20140367696 | FORMATION OF GROUP III-V MATERIAL LAYERS ON PATTERNED SUBSTRATES - Methods of epitaxy of gallium nitride, and other such related films, and light emitting diodes on patterned sapphire substrates, and other such related substrates, are described. | 12-18-2014 |
| Patent application number | Description | Published |
|---|
| 20080293249 | In-situ photoresist strip during plasma etching of active hard mask - A method for etching features in a silicon layer is provided. A hard mask layer is formed over the silicon layer. A photoresist layer is formed over the hard mask layer. The hard mask layer is opened. The photoresist layer is stripped by providing a stripping gas; forming a plasma with the stripping gas by providing a high frequency RF power and a low frequency RF power, wherein the low frequency RF power has a power less than 50 watts; and stopping the stripping gas when the photoresist layer is stripped. The opening the hard mask layer and the stripping the photoresist layer are performed in a same chamber. | 11-27-2008 |
| 20080314733 | Methods of and apparatus for reducing amounts of particles on a wafer during wafer de-chucking - Particles are trapped away from a wafer transport zone in a chamber. A first electrode is on one side of the zone. A second electrode is on an opposite side of the zone. A power supply connected across the electrodes establishes an electrostatic field between the electrodes. The field traps particles at the electrodes, away from the zone. For transporting the wafer from the chamber, the second electrode mounts the wafer for processing, and the first electrode is opposite to the second electrode defining a process space. The zone is in the space with a separate part of the space separating the zone from each electrode. Particles are urged away from the wafer by simultaneously terminating plasma processing of the wafer, connecting the second electrode to ground, applying a positive DC potential to the first electrode, and de-chucking the wafer from the second electrode into the zone. | 12-25-2008 |
| 20130001754 | IN-SITU PHOTORESIST STRIP DURING PLASMA ETCHING OF ACTIVE HARD MASK - A method for etching features in a silicon layer is provided. A hard mask layer is formed over the silicon layer. A photoresist layer is formed over the hard mask layer. The hard mask layer is opened. The photoresist layer is stripped by providing a stripping gas; forming a plasma with the stripping gas by providing a high frequency RF power and a low frequency RF power, wherein the low frequency RF power has a power less than 50 watts; and stopping the stripping gas when the photoresist layer is stripped. The opening the hard mask layer and the stripping the photoresist layer are performed in a same chamber. | 01-03-2013 |
| Patent application number | Description | Published |
|---|
| 20090152162 | CARRIER APPARATUS AND METHOD FOR SHAPED SHEET MATERIALS - A carrier apparatus for holding a shaped sheet material includes a first frame structure with a first front surface including a first outer peripheral region and a first inner peripheral region separated by a first step. The apparatus further includes a second frame structure with a second front surface including a second outer peripheral region and a second inner peripheral region separated by a second step. The second front surface is configured to engage with the first front surface so that the second outer peripheral region is at least partially in contact with the first outer peripheral region and the second step circumferentially mates the first step with the second inner peripheral region opposing to the first inner peripheral region by a gap. The carrier apparatus further includes one or more locking mechanisms and a shaped wing structure extended from outer peripheral edge of the first frame structure. | 06-18-2009 |
| 20100052105 | Free-standing thickness of single crystal material and method having carrier lifetimes - A method of fabricating a thickness of silicon material includes providing a silicon ingot material having a surface region and introducing a plurality of particles having an energy of about 1-5 MeV through the surface region to a depth to define a cleave region and a thickness of detachable material between the cleave region and the surface region. Additionally, the method includes processing the silicon ingot material to free the thickness of detachable material at a vicinity of the cleave region and causing formation of a free-standing thickness of material characterized by a carrier lifetime about 10 microseconds and a thickness ranging from about 20 microns to about 150 microns with a thickness variation of less than about five percent. Furthermore, the method includes treating the free-standing thickness of material using a thermal treatment process to recover the carrier lifetime to about 200 microseconds and greater. | 03-04-2010 |
| 20130292691 | TECHNIQUES FOR FORMING OPTOELECTRONIC DEVICES - Embodiments relate to use of a particle accelerator beam to form thin films of material from a bulk substrate are described. In particular embodiments, a bulk substrate having a top surface is exposed to a beam of accelerated particles. In certain embodiments, this bulk substrate may comprise GaN; in other embodiments this bulk substrate may comprise (111) single crystal silicon. Then, a thin film or wafer of material is separated from the bulk substrate by performing a controlled cleaving process along a cleave region formed by particles implanted from the beam. In certain embodiments this separated material is incorporated directly into an optoelectronic device, for example a GaN film cleaved from GaN bulk material. In some embodiments, this separated material may be employed as a template for further growth of semiconductor materials (e.g. GaN) that are useful for optoelectronic devices. | 11-07-2013 |
| 20140197419 | TECHNIQUES FOR FORMING OPTOELECTRONIC DEVICES - Embodiments relate to use of a particle accelerator beam to form thin films of material from a bulk substrate. In particular embodiments, a bulk substrate (e.g. donor substrate) having a top surface is exposed to a beam of accelerated particles. In certain embodiments, this bulk substrate may comprise GaN; in other embodiments this bulk substrate may comprise Si, SiC, or other materials. Then, a thin film or wafer of material is separated from the bulk substrate by performing a controlled cleaving process along a cleave region formed by particles implanted from the beam. In certain embodiments this separated material is incorporated directly into an optoelectronic device, for example a GaN film cleaved from GaN bulk material. In some embodiments, this separated material may be employed as a template for further growth of semiconductor materials (e.g. GaN) that are useful for optoelectronic devices. | 07-17-2014 |
| Patent application number | Description | Published |
|---|
| 20110307854 | MANIPULATING PARAMETERIZED CELL DEVICES IN A CUSTOM LAYOUT DESIGN - A system, apparatus and computer-implemented method for manipulating a parameterized cell device into a custom layout design. The method begins by receiving at least one parameterized cell representing a physical circuit from, for example, a database or configuration file. The parameterized cell has a plurality of configurable attributes. The method continues by adjusting one of the configurable attributes of the parameterized cell according to a capability associated with the one attribute. The attributes may include one or more of a parameter mapping capability, a port mapping capability, an abutment capability, a directional extension capability, a channel width capability, and a boundary layer capability. The method then calculates a new configuration for the parameterized cell based upon the adjustment, and applies the new configuration for the parameterized cell to a layout of the represented physical circuit. | 12-15-2011 |
| 20140304671 | MANIPULATING PARAMETERIZED CELL DEVICES IN A CUSTOM LAYOUT DESIGN - A system, apparatus and computer-implemented method for manipulating a parameterized cell device into a custom layout design. The method begins by receiving at least one parameterized cell representing a physical circuit from, for example, a database or configuration file. The parameterized cell has a plurality of configurable attributes. The method continues by adjusting one of the configurable attributes of the parameterized cell according to a capability associated with the one attribute. The attributes may include one or more of a parameter mapping capability, a port mapping capability, an abutment capability, a directional extension capability, a channel width capability, and a boundary layer capability. The method then calculates a new configuration for the parameterized cell based upon the adjustment, and applies the new configuration for the parameterized cell to a layout of the represented physical circuit. | 10-09-2014 |
| Patent application number | Description | Published |
|---|
| 20110202710 | PROTECTION AGAINST DATA CORRUPTION FOR MULTI-LEVEL MEMORY CELL (MLC) FLASH MEMORY - Apparatus having corresponding methods and non-transitory computer-readable media comprise a flash controller configured to control a multi-level memory cell (MLC) flash memory, wherein the MLC flash memory includes a plurality of memory blocks, wherein each memory block includes a plurality of memory cells defining a plurality of pages, wherein each memory cell spans a group of the pages in one of the memory blocks, and wherein the flash controller comprises circuitry configured to receive data to be written to the MLC flash memory, select only one page, from each group of the pages, in one or to more of the memory blocks, and write the data only to the selected pages. | 08-18-2011 |
| 20130091307 | METHOD AND APPARATUS FOR EFFECTIVELY INCREASING A COMMAND QUEUE LENGTH FOR ACCESSING STORAGE - The present disclosure includes systems and techniques relating to effectively increasing a command queue length for accessing storage, such as by increasing the Queuing Depth (Q-Depth) of Native Command Queuing (NCQ) Commands. In some implementations, a method can comprise receiving a first command to access a first memory location of a storage device; receiving a second command to access a second memory location of a storage device; constructing a consolidated command including a memory address and a data transfer count associated with each of the first command and the second command; constructing an information command having consolidation information about the consolidated command; and communicating the information command and the consolidated command to the storage device for processing by the storage device. | 04-11-2013 |
| 20130282927 | SCSI I/O COMMAND AGGREGATION - The present disclosure includes systems and techniques relating to input/output (I/O) command aggregation for Small Computer System Interface (SCSI) enabled devices. In some implementations, a method can comprise receiving a first command for a target device, wherein the first command includes a first memory address and a first data transfer count; receiving a second command for the target device, wherein the second command includes a second memory address and a second data transfer count, and wherein the first and second commands are entirely read commands or entirely write commands; aggregating the first and second memory addresses and the first and second data transfer counts into consolidated command information; generating a packet command that includes a packet tag and a data size corresponding to the consolidated command information; communicating the packet command to the target device; in response to receiving a transfer ready notification from the target device, communicating the consolidated command information to the target device; and communicating additional information to the target device. | 10-24-2013 |
| 20140022843 | Protection Against Data Corruption for Multi-Level Memory Cell (MLC) Flash Memory - A system including a controller in communication with a memory. The memory includes memory cells arranged in memory blocks. Each memory cell is capable of storing a plurality of bits. Each memory block defines a plurality of pages. A page in a memory block includes one of the plurality of bits of a plurality of memory cells in the memory block. The controller is configured to write data to selected pages in one or more memory blocks. The system includes circuitry configured to write data from a predetermined number of pages of the selected pages to a memory block other than the one or more memory blocks in response to the predetermined number of pages being full of data. The predetermined number is based on one or more of a number of pages in each memory block and a number of bits in the plurality of bits. | 01-23-2014 |
| 20140310449 | Virtualization of Storage Devices - Systems and techniques relating to storage technologies include, according to an aspect, a data processing apparatus including: a processor; a controller coupled with the processor; a solid state drive coupled with the controller; and a mass storage drive coupled with the controller; wherein at least a portion of the solid state drive and the mass storage drive are virtualized as a single physical storage drive; wherein multiple applications stored in the virtualized single physical storage drive are configured to run on the processor; wherein one or more applications in a hot application group are stored in the solid state drive, and one or more applications in a cold application group are stored in the mass storage drive; and wherein each of the multiple applications is actively monitored and placed in either the hot application group or the cold application group. | 10-16-2014 |
| Patent application number | Description | Published |
|---|
| 20120126286 | MONOLITHIC THREE TERMINAL PHOTODETECTOR - Photodetectors operable to achieve multiplication of photogenerated carriers at ultralow voltages. Embodiments include a first p-i-n semiconductor junction combined with a second p-i-n semiconductor junction to form a monolithic photodetector having at least three terminals. The two p-i-n structures may share either the p-type region or the n-type region as a first terminal. Regions of the two p-i-n structures doped complementary to that of the shared terminal form second and third terminals so that the first and second p-i-n structures are operable in parallel. A multiplication region of the first p-i-n structure is to multiply charge carriers photogenerated within an absorption region of the second p-i-n structure with voltage drops between the shared first terminal and each of the second and third terminals being noncumulative. | 05-24-2012 |
| 20140077327 | MONOLITHIC THREE TERMINAL PHOTODETECTOR - Photodetectors operable to achieve multiplication of photogenerated carriers at ultralow voltages. Embodiments include a first p-i-n semiconductor junction combined with a second p-i-n semiconductor junction to form a monolithic photodetector having at least three terminals. The two p-i-n structures may share either the p-type region or the n-type region as a first terminal. Regions of the two p-i-n structures doped complementary to that of the shared terminal form second and third terminals so that the first and second p-i-n structures are operable in parallel. A multiplication region of the first p-i-n structure is to multiply charge carriers photogenerated within an absorption region of the second p-i-n structure with voltage drops between the shared first terminal and each of the second and third terminals being noncumulative. | 03-20-2014 |
| 20140151839 | AVALANCHE PHOTODIODE WITH LOW BREAKDOWN VOLTAGE - An Si/Ge SACM avalanche photo-diodes (APD) having low breakdown voltage characteristics includes an absorption region and a multiplication region having various layers of particular thicknesses and doping concentrations. An optical waveguide can guide infrared and/or optical signals or energy into the absorption region. The resulting photo-generated carriers are swept into the i-Si layer and/or multiplication region for avalanche multiplication. The APD has a breakdown bias voltage of well less than 12 V and an operating bandwidth of greater than 10 GHz, and is therefore suitable for use in consumer electronic devices, high speed communication networks, and the like. | 06-05-2014 |
| 20140217537 | RE-ENTRANT MIRROR PHOTODETECTOR WITH WAVEGUIDE MODE FOCUSING - A photonic integrated circuit (I/C) includes a focusing sidewall or in-plane surface that redirects and focuses light from a waveguide to a photodetector structure. The focusing includes redirecting an optical signal to a width smaller than a width of the waveguide. The focusing of the light allows the photodetector structure to be outside a waveguide defined by parallel oxide structures. With the photodetector structure outside the waveguide, the contacts can be placed closer together, which reduces contact resistance. | 08-07-2014 |
| 20140231946 | WAVEGUIDE AVALANCHE PHOTODETECTORS - Devices comprised of end-on waveguide-coupled photodetectors are described. in embodiments of the invention, the pbotodetectors are avalanche photodiodes coupled end-on to a waveguide. The waveguide comprises an insulating trench proximate to the coupled photodetector. In embodiments of the invention, the avalanche photodiodes are silicin/germanium avalanche photodiodes. | 08-21-2014 |
| 20140252411 | LOW VOLTAGE AVALANCHE PHOTODIODE WITH RE-ENTRANT MIRROR FOR SILICON BASED PHOTONIC INTEGRATED CIRCUITS - A low voltage APD is disposed at an end of a waveguide extending laterally within a silicon device layer of a PIC chip. The APD is disposed over an inverted re-entrant mirror co-located at the end of the waveguide to couple light by internal reflection from the waveguide to an under side of the APD. In exemplary embodiments, a 45°-55° facet is formed in the silicon device layer by crystallographic etch. In embodiments, the APD includes a silicon multiplication layer, a germanium absorption layer over the multiplication layer, and a plurality of ohmic contacts disposed over the absorption layer. An overlying optically reflective metal film interconnects the plurality of ohmic contacts and returns light transmitted around the ohmic contacts to the absorption layer for greater detector responsivity. | 09-11-2014 |
| 20150037048 | LOW VOLTAGE PHOTODETECTORS - A low voltage photodetector structure including a semiconductor device layer, which may be Ge, is disposed over a substrate semiconductor, which may be Si, for example within a portion of a waveguide extending laterally within a photonic integrated circuit (PIC) chip. In exemplary embodiments where the device layer is formed over an insulator layer, the insulator layer is removed to expose a surface of the semiconductor device layer and a passivation material formed as a replacement for the insulator layer within high field regions. In further embodiments, controlled avalanche gain is achieved by spacing electrodes in a metal-semiconductor-metal (MSM) architecture, or complementary doped regions in a p-i-n architecture, to provide a field strength sufficient for impact ionization over a distance not significantly more than an order of magnitude greater than the distance that a carrier must travel so as to acquire sufficient energy for impact ionization. | 02-05-2015 |
| Patent application number | Description | Published |
|---|
| 20120281630 | PREDICTIVE AND NOMADIC ROAMING OF WIRELESS CLIENTS ACROSS DIFFERENT NETWORK SUBNETS - Wireless access points detect neighboring wireless access points in different subnets. Upon connecting with a wireless client, a wireless access point determines predictive roaming information for the wireless client. Predictive roaming information identifies the wireless client; its home network subnet; and includes connection information associated with the wireless client. The wireless access point forwards the predictive roaming information associated with a wireless client to neighboring wireless access points while the wireless client is still connected with the wireless access point. Neighboring wireless access points store received predictive roaming information. Upon connecting with a wireless client, a neighboring wireless access point determines if the wireless client matches the stored predictive roaming information. If so, the neighboring wireless access point uses the predictive roaming information to quickly connect with the wireless client and to establish a tunnel to redirect network traffic associated with the wireless client through to its home subnet. | 11-08-2012 |
| 20130294245 | Predictive and Nomadic Roaming of Wireless Clients Across Different Network Subnets - Wireless access points detect neighboring wireless access points in different subnets. Upon connecting with a wireless client, a wireless access point determines predictive roaming information for the wireless client. Predictive roaming information identifies the wireless client; its home network subnet; and includes connection information associated with the wireless client. The wireless access point forwards the predictive roaming information associated with a wireless client to neighboring wireless access points while the wireless client is still connected with the wireless access point. Neighboring wireless access points store received predictive roaming information. Upon connecting with a wireless client, a neighboring wireless access point determines if the wireless client matches the stored predictive roaming information. If so, the neighboring wireless access point uses the predictive roaming information to quickly connect with the wireless client and to establish a tunnel to redirect network traffic associated with the wireless client through to its home subnet. | 11-07-2013 |
| 20140156841 | CLIENT-INDEPENDENT NETWORK SUPERVISION APPLICATION - A network monitoring and control application suitable for use by teachers and other users is implemented using wireless access points and does not require specific software to be installed on client network devices. The application uses student and class information to organize network client information. Upon receiving a monitoring request, one or more classes assigned to the teacher are identified by accessing class data. Class data is accessed to identify students assigned to the class and the client network devices used by these students. One wireless access point providing wireless network connections to at least a portion of the students' devices is selected to collect network activity information from the students' devices and presents this information to the teacher. The teacher may also use the selected wireless access point to disable students' network access or to redirect students' devices to a network resource. | 06-05-2014 |
| 20140192774 | PREDICTIVE ROAMING BETWEEN SUBNETS - A network device of a subnet determines predictive roaming information for a wireless client. Predictive roaming information can identify the wireless client and a home network subnet of the wireless client. The network device provides predictive roaming information associated with a wireless client to neighboring subnets. Neighboring subnets store received predictive roaming information, and use the predictive roaming information if the wireless client roams to them. | 07-10-2014 |
