Patent application number | Description | Published |
20090189695 | AMPLIFIER CIRCUIT HAVING STACKED MAIN AMPLIFIER AND PARALLEL SUB-AMPLIFIER - An amplifier circuit for amplifying an input signal to generate an output signal is provided. The amplifier circuit has a stacked main amplifier, a parallel sub-amplifier, and a signal combiner. The stacked main amplifier includes a first amplifier unit for outputting a first amplified signal generated from processing the input signal; and a second amplifier unit for outputting a second amplified signal generated from processing the first amplified signal. The first amplifier unit and the second amplifier unit share bias current. The parallel sub-amplifier is coupled to the stacked main amplifier according to a parallel connection fashion, and outputs a third amplified signal generated from processing the input signal. The signal combiner combines the second amplified signal and the third amplified signal to generate the output signal. | 07-30-2009 |
20090231076 | TRANSFORMER POWER COMBINER HAVING SECONDARY WINDING CONDUCTORS MAGNETICALLY COUPLED TO PRIMARY WINDING CONDUCTORS AND CONFIGURED IN TOPOLOGY INCLUDING SERIES CONNECTION AND PARALLEL CONNECTION - A transformer power combiner having a plurality of input ports and an output port is provided. The transformer power combiner includes a plurality of primary winding conductors and a plurality of secondary winding conductors. The primary winding conductors are electrically connected to the input ports, respectively; in addition, each of the primary winding conductors is electrically connected between a positive terminal and a negative terminal of a corresponding input port. The secondary winding conductors are magnetically coupled to the primary winding conductors, respectively. The secondary winding conductors are configured in a topology including series connection and parallel connection between a positive terminal and a negative terminal of the output port. | 09-17-2009 |
20090289687 | MIXER HAVING CONTROLLABLE LOAD WITH REDUCED EQUIVALENT LOAD VALUE DURING SWITCHING TRANSIENTS OF LOCAL OSCILLATING SIGNAL - A mixer has a controllable load, a signal mixing module, and a controller. The controllable load is controlled by a control signal to change an equivalent load value thereof. The signal mixing module has an output port coupled to the controllable load and an input port coupled to an input signal, and is used for mixing the input signal with a local oscillation signal. The controller is coupled to the controllable load, and is used for generating the control signal to reduce the equivalent load value of the controllable load during switching transients of the local oscillation signal. | 11-26-2009 |
20100237975 | TRANSFORMER POWER COMBINER HAVING A PLURALITY OF CURRENT COMBINERS COUPLED IN SERIES AND A VOLTAGE COMBINER COUPLED TO A SERIES CONNECTION OF THE CURRENT COMBINERS - A transformer power combiner includes a plurality of current combiners and a voltage combiner. The current combiners are coupled in series, and include a plurality of primary winding conductors magnetically coupled to a plurality of secondary winding conductors respectively. Each of the current combiners is configured to combine currents flowing therethrough. The voltage combiner is coupled to a series connection of the current combiners, and is configured to combine voltages across the current combiners to thereby generate an output of the transformer power combiner. | 09-23-2010 |
20100270999 | TRANSFORMER POWER SPLITTER HAVING PRIMARY WINDING CONDUCTORS MAGNETICALLY COUPLED TO SECONDARY WINDING CONDUCTORS AND CONFIGURED IN TOPOLOGY INCLUDING SERIES CONNECTION AND PARALLEL CONNECTION - A transformer power splitter has a plurality of output ports and an input port. The transformer power splitter includes a plurality of primary winding conductors and a plurality of secondary winding conductors. The secondary winding conductors are electrically connected to the output ports respectively. Each of the secondary winding conductors is electrically connected between a positive terminal and a negative terminal of a corresponding output port. The primary winding conductors are magnetically coupled to the secondary winding conductors respectively. The primary winding conductors are configured in a topology including series and parallel connections between a positive terminal and a negative terminal of the input port. | 10-28-2010 |
20110037555 | TRANSFORMER-BASED CIRCUIT WITH COMPACT AND/OR SYMMETRICAL LAYOUT DESIGN - A transformer-based circuit has at least a first port and a plurality of second ports. The transformer-based circuit includes a first winding conductor and a plurality of second winding conductors. The first winding conductor is electrically connected to the first port, and has a plurality of sectors connected in series to thereby form a plurality of loops, where the loops are arranged in a concentric-like fashion. The second winding conductors are magnetically coupled to the first winding conductor; besides, the second winding conductors are electrically connected to the second ports, respectively. Overall layout patterns of the second winding conductors are identical to each other. The first winding conductor acts as one of a primary winding conductor and a secondary winding conductor, and each of the second winding conductors acts as the other of the primary winding conductor and the secondary winding conductor. | 02-17-2011 |
20110063169 | PHASED-ARRAY TRANSCEIVER FOR MILLIMETER-WAVE FREQUENCIES - A phased-array transmitter and receiver that may be effectively implemented on a silicon substrate. The transmitter distributes to front-ends, and the receiver combines signals from front-ends, using a power distribution/combination tree that employs both passive and active elements. By monitoring the power inputs and outputs, a digital control is able to rapidly provide phase and gain correction information to the front-ends. Such a transmitter/receiver includes a plurality of radio frequency (RF) front-ends and a power splitting/combining network that includes active and passive components configured to distribute signals to/from the front-ends. | 03-17-2011 |
20120128092 | DIGITAL SIGNAL PROCESSING CIRCUIT FOR GENERATING OUTPUT SIGNAL ACCORDING TO NON-OVERLAPPING CLOCK SIGNALS AND INPUT BIT STREAMS AND RELATED WIRELESS COMMUNICATION TRANSMITTERS - A digital signal processing circuit includes a combining stage and an output stage. The combining stage is arranged to receive a plurality of non-overlapping clock signals having a same frequency but different phases, receive a plurality of first input bit streams, and generate a first output bit stream by combining the first input bit streams according to the non-overlapping clock signals. The output stage is arranged to generate an output according to the first output bit stream. A digital signal processing method includes: receiving a plurality of non-overlapping clock signals having a same frequency but different phases; receiving a plurality of first input bit streams; generating a first output bit stream by combining the first input bit streams according to the non-overlapping clock signals; and generating an output according to the first output bit stream. | 05-24-2012 |
20130094606 | MULTI-STAGE DIGITALLY-CONTROLLED POWER AMPLIFIER - A multi-stage digitally-controlled power amplifier (DPA) includes a radio-frequency (RF) clock input, an amplitude control word (ACW) input, a plurality of drivers, and an output stage. The RF clock input is arranged for receiving an RF clock. The ACW input is arranged for receiving a digital ACW signal. The drivers are coupled to the RF clock, and arranged for producing a plurality of intermediate signals, wherein at least one driver of the drivers is responsive to at least one bit of the digital ACW signal. The output stage is coupled to the intermediate signals, and arranged for producing an output signal. | 04-18-2013 |
20130094607 | TRANSMITTER EMPLOYING PULLING MITIGATION MECHANISM AND RELATED METHOD THEREOF - A transmitter includes a power amplifier (PA) and a direct current (DC) voltage tuning circuit. The PA is arranged for receiving a radio-frequency (RF) clock derived from a clock source, and producing an output signal according to at least the RF clock. The DC voltage tuning circuit is arranged for tuning at least one DC voltage supplied to the PA for pulling mitigation of the clock source. A method of pulling mitigation of a source clock by a power amplifier (PA) includes adjusting a direct current (DC) voltage supplied to the PA. | 04-18-2013 |
20130094611 | DIGITALLY-CONTROLLED POWER AMPLIFIER WITH BANDPASS FILTERING/TRANSIENT WAVEFORM CONTROL AND RELATED DIGITALLY-CONTROLLED POWER AMPLIFIER CELL - A digitally-controlled power amplifier (DPA) with bandpass filtering includes a radio-frequency (RF) clock input, an amplitude control word (ACW) input, and a plurality of DPA cells. The RF clock input is arranged for receiving an RF clock. The ACW input is arranged for receiving a digital ACW signal. The DPA cells are coupled to the RF clock and the digital ACW signal, wherein at least one of the DPA cells is gradually turned on and off in response to at least one bit of the digital ACW signal. | 04-18-2013 |
20140132450 | PHASED-ARRAY TRANSCEIVER FOR MILLIMETER-WAVE FREQUENCIES - A phased-array receiver that may be effectively implemented on a silicon substrate. A receiver includes multiple radio frequency (RF) front-ends, each configured to receive a signal with a given delay relative to the others such that the gain of the received signal is highest in a given direction. The receiver also includes a power combination network configured to accept an RF signal from each of the RF front-ends and to pass a combined RF signal to a down-conversion element, where the power distribution network includes a combination of active and passive components. Each RF front-end includes a phase shifter configured to delay the signal in accordance with the given direction and a variable amplifier configured to adjust the gain of the signal. | 05-15-2014 |
20140240047 | DIGITALLY-CONTROLLED POWER AMPLIFIER WITH BANDPASS FILTERING/TRANSIENT WAVEFORM CONTROL AND RELATED DIGITALLY-CONTROLLED POWER AMPLIFIER CELL - A digitally-controlled power amplifier (DPA) includes a radio-frequency (RF) clock input, an amplitude control word (ACW) input, and a plurality of DPA cells. The RF clock input is arranged for receiving an RF clock. The ACW input is arranged for receiving a digital ACW signal. The DPA cells are coupled to the RF clock and the digital ACW signal, wherein at least one of the DPA cells is gradually turned on and off in response to at least one bit of the digital ACW signal. | 08-28-2014 |