Ji-Suk
Ji Suk Choi, Seoul KR
Patent application number | Description | Published |
---|---|---|
20100178681 | LIPID-FREE SCAFFOLDS FOR HUMAN VOLUME REPLACEMENT OR CELL CULTURE AND USE THEREOF - The present invention relates to lipid removed scaffolds(lipid-free scaffolds) for human tissue volume replacement or cell culture. More particularly, the present invention relates to a method for preparing lipid removed scaffolds(lipid-free scaffolds) for human tissue volume replacement or cell culture, the method comprising the steps of: fragmenting fat tissue to isolate lipids by ultrasonic treatment or high pressure nozzle spray; removing the isolated lipids and fat tissue from which lipids were not isolated to sterilize. According to the present invention, lipids are removed from fat tissue only by physical treatment to maintain the volume thereof and microstructures such as cellular membrane as much as possible and thus the inventive scaffolds are useful for human tissue volume replacement. | 07-15-2010 |
Ji Suk Choi, Chuncheon-Si KR
Patent application number | Description | Published |
---|---|---|
20140242145 | CHITOSAN NANOFIBER FOR ANIONIC PROTEIN DRUG DELIVERY, METHOD OF PREPARING THE SAME, AND PHARMACEUTICAL PREPARATION FOR TRANSMUCOSAL ADMINISTRATION COMPRISING THE CHITOSAN NANOFIBER - A chitosan nanofiber for delivering an anionic protein drug, a method of preparing the same, and a pharmaceutical preparation for transmucosal administration including the chitosan nanofiber are provided. The chitosan nanofiber including an anionic protein drug in a core and chitosan in a shell is prepared by coaxial electrospinning an aqueous solution of the anionic protein drug through an inner nozzle and a solution of the chitosan or a chitosan derivative through an outer nozzle. | 08-28-2014 |
Ji Suk Hong, Hwasung-Si KR
Patent application number | Description | Published |
---|---|---|
20100117082 | SEMICONDUCTOR DEVICE CAPABLE OF COMPENSATING FOR ELECTRICAL CHARACTERISTIC VARIATION OF TRANSISTOR ARRAY - A semiconductor device capable of compensating for an electrical characteristic variation of a transistor array is provided. The semiconductor device includes an N-well region and a transistor array spaced from the N-well region and including a plurality of transistors. A characteristic of each of the transistors is adjusted to enable the transistors to have a same electrical characteristic. | 05-13-2010 |
Ji Suk Kwon, Yongin-Si KR
Patent application number | Description | Published |
---|---|---|
20120162502 | CAMERA MODULE SOCKET DEVICE - A camera module socket device for blocking a path through which foreign materials may ingress is provided. The camera module socket device having a camera module and a socket into which the camera module is inserted includes a cap for securing the camera module in the socket, and a buffer member for closure formed between a surface of the camera module and the cap to enclose the periphery of a lens portion of the camera module, thereby preventing malfunction of the camera module and image quality degradation due to ingress of foreign materials into the lens portion and absorbing shock forces exerted at the top of the camera module socket device. | 06-28-2012 |
Ji Suk Ryu, Pusan-Si KR
Patent application number | Description | Published |
---|---|---|
20140318585 | DISHWASHER AND SENSING MODULE FOR THE SAME - A dishwasher including a washing chamber to perform dishwashing, a water collecting portion provided at a lower portion of the washing chamber to gather water used for washing, and a sensing module which is disposed in the water collecting portion and integrally includes a water sensing sensor to sense whether or not water is present and a temperature sensor to sense a temperature of water. Since the sensing module simultaneously serves as the water sensing sensor and the temperature sensor, it may be possible to more efficiently utilize an inner space of the water collecting portion. | 10-30-2014 |
Ji Suk Yang, Seoul KR
Patent application number | Description | Published |
---|---|---|
20130000739 | METHOD FOR PRECISELY AND RELIABLY CONTROLLING LIQUID LEVEL OF PRESSURE TANK WITH MULTIPLE SENSORS - Disclosed herein is a method of controlling the water level of a pressure tank of a piping system. The piping system includes a pressure tank, level sensors, a gas supply device, a supply valve and an exhaust valve. The method includes: measuring the water level; calculating absolute values of difference values between water level measurement values measured by the level sensors, thus obtaining measurement deviation values; comparing the measurement deviation values with a preset deviation value; determining whether an abnormality has occurred in each level sensor; outputting the mean of the measurements of the level sensors, while excluding the measurement of an abnormal level sensor(s), as a reference water-level-control value; and comparing the reference water-level-control value with a preset reference water level value, and determining whether to raise or lower the water level, and supplying gas into the pressure tank or exhausting gas therefrom. | 01-03-2013 |
20130025696 | METHOD FOR CONTROLLING PRESSURE KEEPING FACILITY FOR COOLING AND HEATING SYSTEM PROVIDED WITH PLURALITY OF SENSORS - The present invention relates to a method of controlling pressure maintenance equipment for a cooling and heating system. More particularly, the present invention relates to a method of operating and controlling, under optimum conditions, pressure maintenance equipment with multiple sensors so as to check for irregularities in the sensors which measure the same physical parameter. In the present invention, measurement values of two or more sensors are used to detect whether an abnormality has occurred in any sensor. If a sensor is determined to be abnormal, a measurement value of the abnormal sensor is excluded when determining a reference control value. Thereby, the pressure can be precisely and reliably controlled in response to actual conditions of the system. | 01-31-2013 |
20130160862 | PRESSURE-TANK WATER-LEVEL CONTROL METHOD IN A PIPING SYSTEM USING A LEVEL TRANSMITTER AND A LEVEL SWITCH - Disclosed herein is a method of controlling a water level of a pressure tank of a piping system. The piping system includes the pressure tank, a level transmitter, a first level switch disposed on a low-level-alarm line, a second level switch disposed between the low-level-alarm line and a lower limit line of an optimal level range, a third level switch disposed between a high-level-alarm line and an upper limit line of the optimal level range, and a fourth level switch disposed on a high-level-alarm line. The method includes receiving a level measurement value from the level transmitter; receiving and checking ON/OFF signals of the level switches; comparing the level measurement value with the ON/OFF signals; determining whether an abnormality has occurred in the level transmitter, and determining whether to raise or lower the water level; and supplying gas to the pressure tank or exhausting gas therefrom. | 06-27-2013 |
Ji-Suk Jang, Anseong-Si KR
Patent application number | Description | Published |
---|---|---|
20110315080 | LIFT PIN, AND WAFER-PROCESSING APPARATUS COMPRISING SAME - In a lift pin and an apparatus for processing a substrate having the same, the lift pin includes a body inserted into a penetration hole of a susceptor on which the substrate is positioned and moving along the penetration hole upward and downward in a direction vertical to an upper surface of the susceptor, and a contact member secured to an upper portion of the body and comprising a soft material having hardness smaller than that of the substrate. Thus, the contact member of the lift pin makes contact with the substrate without scratches on a surface of the substrate, to thereby reduce substrate failures in the process. | 12-29-2011 |
Ji-Suk Kim, Seoul KR
Patent application number | Description | Published |
---|---|---|
20130336057 | NONVOLATILE MEMORY DEVICE AND RELATED METHOD OF OPERATION - A method of programming selected memory cells to a plurality of target states comprises applying a first verification voltage to the selected memory cells to perform a verification read operation on memory cells programmed to at least one target state, applying a program voltage to the selected memory cells, and applying a second verification voltage lower than the first verification voltage to the selected memory cells to perform a verification read operation on memory cells programmed to the at least one target state, wherein the second verification voltage is provided in a specified program loop and subsequent program loops. The second verification voltage is set such that a number of slow bits in the at least one target state is different from the number of slow bits in another target state. | 12-19-2013 |
20140309587 | TUBE CONTINUUM ROBOT AND METHOD FOR MANUFACTURING TUBE HAVING ANISOTROPIC PATTERNS - Disclosed herein are a tube continuum robot and a method for manufacturing a tube. More particularly, disclosed are a tube continuum robot and a method for manufacturing a tube, which is used in the tube continuum robot having a plurality of overlapping tubes and has anisotropic patterns for controlling the bending rigidity and torsional rigidity of the tube. In an embodiment, a tube continuum robot has a plurality of overlapping tubes, one or more of the plurality of overlapping tubes having a curved shape, wherein a plurality of anisotropic patterns are formed on the outer circumferential surface of the one or more tubes along the lengthwise or circumferential direction of the tubes. | 10-16-2014 |
Ji-Suk Kim, Suwon-Si KR
Patent application number | Description | Published |
---|---|---|
20080297905 | Optical filter, plasma display device including the optical filter, and method of forming the optical filter - An optical filter includes a base film and at least two conductive layers stacked on the base film, a first conductive layer of the two conductive layers having a first thickness and a first refractive index, and a second conductive layer of the two conductive layers having a second thickness and a second refractive index, the first and second refractive indices and the first and second thicknesses being configured to generate a destructive interference of external light reflected from the first and second conductive layers. | 12-04-2008 |
20080303753 | Display apparatus - Provided is a display apparatus that includes a panel assembly which has a plurality of substrates and displays images, and a filter assembly which is formed in front of the panel assembly, has a base film, a refraction control film layer that is attached to at least a surface of the base film and has a refractive index different from that of the base film, and an optical absorption layer that is formed on an outer surface of the base film or the refraction control film layer to absorb refracted incident external light. The display apparatus can increase bright room contrast by absorbing incident external light by employing a film coated with a black group color on a front surface of a panel. Also, a direct attachable filter assembly is used to remove an interface between the substrate and the filter assembly. Thus, a double image problem caused by refraction of light at the interface is prevented. | 12-11-2008 |
20090134794 | Plasma display panel - Disclosed is a plasma display panel capable of reducing light reflection on screen. The present embodiments provide a plasma display panel provided with discharge spaces between a front panel, a rear panel and barrier ribs and including a phosphor layer formed in the discharge space, wherein the front panel includes a front substrate; a plurality of striped pattern regions provided in a first surface of the front substrate that faces the rear panel, and extended toward a first direction; a plurality of first pattern regions provided in a second surface of the front substrate and formed with a pattern in which the striped pattern regions are orthogonally projected to the second surface of the front substrate, and with the same pattern in a position that is overlapped with the pattern region; and a plurality of second pattern regions provided in the second surface of the front substrate and crossed with the first pattern regions. | 05-28-2009 |
20090185303 | Optical filter, method of manufacturing the same and plasma display device having the same - An optical filter includes a support layer, absorption patterns on a first surface of the support layer, the absorption patterns having a predetermined interval therebetween, and adhesion members on the first surface of the support layer, the adhesion members being buried in the predetermined interval between the absorption patterns. | 07-23-2009 |
Ji-Suk Lim, Daejeong KR
Patent application number | Description | Published |
---|---|---|
20100164915 | GATE DRIVING CIRCUIT AND DISPLAY DEVICE HAVING THE GATE DRIVING CIRCUIT - A gate driving circuit includes a first shift register and a second shift register for driving odd gate lines. The first shift register includes a first plurality of cascade-connected stages that sequentially output a plurality of first gate signals. A first stage of the first shift register receives a first vertical start signal. The second shift register includes a second plurality of cascade-connected stages to sequentially output a plurality of second gate signals. The first stage of the second shift register receives an output signal of the first stage of the first shift register as its vertical start signal. A data charging rate may be improved by ensuring the timing margin of each gate signal, so that the driving reliability of the gate driving circuit may be improved. | 07-01-2010 |
Ji-Suk Lim, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20130293800 | ARRAY SUBSTRATE AND A DISPLAY APPARATUS HAVING THE SAME - An array substrate and a display apparatus including the array substrate are provided. The array substrate includes a substrate divided into a display area and a peripheral area adjacent to the display area. A pixel array is formed on the substrate corresponding to the display area and receives a driving signal. A driving circuit includes a plurality of stages and is formed on the substrate corresponding to the peripheral area. Each of the stages includes a first transistor having a source electrode connected to an output terminal to output the driving signal, a channel layer formed between a gate insulating layer and the source electrode, the channel layer having an opening to facilitate contact between a portion of the gate insulating layer and the source electrode, and a capacitor defined by a gate electrode of the first transistor, the source electrode, and the gate insulating layer contacting the source electrode. | 11-07-2013 |
Ji-Suk Lim, Jung-Gu KR
Patent application number | Description | Published |
---|---|---|
20090091674 | Making LCD substrates - A display substrate includes a pixel, first, second and third gate lines, and a source line. The pixel includes first, second and third unit pixels, each generating a different color. The first, second and third gate lines are electrically connected to respective ones of the first, second and third unit pixels. The source line is electrically connected to each of the first, second and third unit pixels. Each of the first, second and third unit pixels includes a common electrode and a respective pixel electrode. The common electrode is formed on a substrate. The pixel electrodes are disposed over the common electrode such that the pixel electrode face the common electrode. Each of the pixel electrodes has a plurality of openings therethrough. This arrangement results in a wider display viewing angle and a reduction in the required number of source driver chips. | 04-09-2009 |
Ji-Suk Min, Seoul KR
Patent application number | Description | Published |
---|---|---|
20110063534 | LIQUID CRYSTAL DISPLAY DEVICE AND METHOD OF FABRICATING THE SAME - The LCD device of this invention comprises an LC panel having a plurality of pixels defined by a plurality of gate lines and data lines, one or more gate shorting bars disposed outside the LC panel, for applying a test signal to the LC panel through gate lines, first and second data shorting bars disposed outside the LC panel, for applying test signals to odd and even numbered data lines, respectively, an odd numbered data link line connected to the odd numbered data line, and spacing from the first data shorting bar by a predetermined distance, an even numbered data link line connected to the even numbered data line, and spacing from the second data shorting bar by a predetermined distance, and a connection line for electrically connecting the odd numbered data link line and the first data shorting bar with each other, and connecting the even numbered data link line and the second data shorting bar with each other through contact holes, wherein the odd numbered data link line has a length equal to that of the even numbered data link line. | 03-17-2011 |
20120092596 | LIQUID CRYSTAL DISPLAY DEVICE AND METHOD FOR FABRICATING THE SAME - Disclosed are a liquid crystal display (LCD) device, and a method for fabricating the same. The LCD device comprises a lower substrate, gate lines and data lines crossing each other on the lower substrate and defining pixel regions, thin film transistors (TFTs) formed at intersections between the gate lines and the data lines, protrusions disposed on the gate lines in a crossing manner, an upper substrate disposed to face the lower substrate, a first column spacer formed on the upper substrate and corresponding to the protrusion disposed on the lower substrate, a second column spacer disposed on the upper substrate with a distance from the lower substrate, and corresponding to a non-pixel region of the lower substrate, and a liquid crystal layer filled in a space between the lower substrate and the upper substrate. | 04-19-2012 |
20140167052 | ARRAY SUBSTRATE FOR NARROW BEZEL TYPE LIQUID CRYSTAL DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME - An array substrate for a liquid crystal display device and method of manufacturing the same are provided. The array substrate includes: a plurality of paired gate lines at a first distance from each other at a boundary between adjacent first regions on a substrate, including a display area including a plurality of first regions, each including two adjacent pixel regions, a gate insulating layer on the gate lines and including a gate contact hole exposing each of the gate lines, a plurality of data lines crossing the paired gate lines, the first regions located at each crossing, an auxiliary gate line parallel with the data lines and at a boundary between the two adjacent two pixel regions, and a thin film transistor in each of the pixel regions and connected to corresponding gate and data lines, wherein the auxiliary gate line contacts the corresponding gate line through the hole. | 06-19-2014 |
Ji-Suk Yun, Gyeongsangbuk-Do KR
Patent application number | Description | Published |
---|---|---|
20090292117 | PREPARATION METHOD OF 2-DEOXY-L-RIBOSE - A method of preparing 2-deoxy-L-ribose represented by the following formula I is disclosed. The preparation method includes the steps of: treating L-arabinose with an alcohol solvent in the presence of an acid to prepare 1-alkoxy-L-arabinopyranose; allowing the prepared 1-alkoxy-L-arabinopyranose to react with acyl chloride so as to prepare 1-alkoxy-2,3,4-triacyl-L-arabinopyranose; brominating the alkoxy group of the prepared 1-alkoxy-2,3,4-triacyl-L-arabinopyranose to prepare a 1-bromo-2,3,4-triacyl compound; allowing the prepared compound to react with zinc in the presence of ethyl acetate and an organic base so as to prepare glycal; treating the glycal with an alcohol solvent in the presence of an acid to prepare 1-alkoxy-2-deoxy-3,4-diacyl-L-ribopyranose; treating the prepared 1-alkoxy-2-deoxy-3,4-diacyl-L-ribopyranose with a base to prepare 1-alkoxy-2-deoxy-L-ribopyranose; and hydrolyzing the prepared 1-alkoxy-2-deoxy-L-ribopyranose in the presence of an acid catalyst. | 11-26-2009 |