Jeong, Anyang-Si
Byunggil Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20160047780 | METHODS OF OPERATING ULTRASONIC TRANSDUCERS, AND ULTRASONIC DEVICES - A method of operating a capacitive ultrasonic transducer may include: applying a first driving signal to a first electrode to generate a transmission pulse voltage during a transmission period; and/or applying a second driving signal to a second electrode to generate a transmission bias voltage during the transmission period and a receiving bias voltage, different from the transmission bias voltage, during a receiving period. A method of operating an ultrasonic transducer, including a pair of electrodes receiving pulse and DC bias voltages, may include: modulating the DC bias voltage into a transmission bias voltage and superposing the transmission bias and pulse voltages so as to apply the superposed voltage to the electrodes in a transmission mode; and/or modulating the DC bias voltage into a receiving bias voltage, different from the transmission bias voltage, and applying the receiving bias voltage to one of the electrodes in a receiving mode. | 02-18-2016 |
20160057868 | SYSTEMS AND METHODS FOR PACKAGING ELECTRONIC DEVICES - A packaging system of an electronic device, in which the electronic device is mounted on a circuit board, may comprise: a first jig having a groove configured to contain the electronic device, the first jig having a surface on which a plurality of aligning posts are prepared to protrude; a circuit board supporting member connected to the circuit board to support the circuit board, the circuit board supporting member including a plurality of first guide holes into which the aligning posts are inserted; and/or a second jig configured to apply pressure to the circuit board and including a plurality of second guide holes into which the aligning posts are inserted. | 02-25-2016 |
Chan-Kwan Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20140319222 | APPARATUS AND METHOD FOR READING IDENTIFICATION INFORMATION OF BIOSENSOR - An apparatus of reading identification information according to a code attached on a biosensor. In reading the identification information through a pattern of the existing biosensor, a photodetector and a light resource are required for each segment so as to read segments of each pattern. However, such a system may cause a complexity of circuit-driving, raise manufacturing costs, and prolong operating hours. Thus, to solve these problems, provided is a technology, which, in contrast to the existing technology, has advantages of using a small amount of electronic components and reduced driving circuits to shorten working hours, and the like. | 10-30-2014 |
Chan Min Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20130045275 | SUSTAINED-RELEASE CHITOSAN CAPSULES COMPRISING CHITOSAN AND PHYTIC ACID - The present invention relates to a chitosan capsule in which a soluble active ingredient is encapsulated in a matrix containing chitosan and phytic acid; a cross-linking method and materials capable of being used in preparing the capsule; and pharmaceutical, food and cosmetic compositions comprising the capsule. The chitosan capsule according to the present invention is prepared via ionic gelation of chitosan as a biodegradable polymer with phytic acid capable of rapidly and effectively forming a cross-linking reaction with the chitosan polymer. The capsule of the present invention shows high encapsulation efficiency for a soluble active ingredient and protects the soluble active ingredient from being damaged in a digestive tract, resulting in improving an in vivo delivery efficiency of a physiologically active material. Further, since the capsule of the present invention has a pH-dependent sustained-release mechanism which can minimize the release of a soluble active ingredient in the stomach and gradually release in the intestine, it is possible to regulate sustained-release of a soluble active ingredient. | 02-21-2013 |
Hae Won Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20120267390 | COSMETICS CONTAINER - The invention relates to a cosmetic container including a piston in which content contained in the container always reaches a content inlet of an airless discharge pump as the piston rises upward along and on an inner wall of the container with operation of the airless discharge pump. More specifically, the invention relates to such a cosmetic container in which content amount remaining in the container is indicated in association with the rising movement of the piston. | 10-25-2012 |
Jinsam Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20110054826 | APPARATUS AND METHOD FOR SIMULTANEOUSLY TESTING WIRELESS COMMUNICATION TERMINALS - Disclosed herein is an apparatus and apparatus for simultaneously testing a plurality of wireless communication terminals. The apparatus for simultaneously testing a plurality of wireless communication terminals includes one or more virtual Operating Systems (OSs) each configured to be run under an actual Operating System (OS) and to connect a wireless communication terminal with a test module independently of the actual OS, a plurality of test modules each configured to test a wireless communication terminal under the actual OS or one of the virtual OSs, and a control module configured to assign a plurality of wireless communication terminals recognized by the actual OS to the actual OS and the virtual OSs in a one-to-one correspondence and to assign the plurality of test modules to the actual OS and the virtual OSs in a one-to-one correspondence so that the test modules can be run simultaneously. | 03-03-2011 |
Junki Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20150115292 | DISPLAY APPARATUS AND MULTI-PANEL DISPLAY APPARATUS - A display apparatus includes a thin film transistor substrate, a gate driver, and a connection line. The thin film transistor substrate includes a display area and a non-display area surrounding the display area. The display area includes gate lines extending along a first direction and data lines extending along a second direction crossing the first direction. The data lines are insulated from the gate lines. The gate driver is at a first non-display area of the non-display area, located outside the display area along the second direction, and is configured to apply a gate signal to the gate lines. The connection line extends along the second direction and couples the gate driver and the gate lines. A resistance of the connection line coupled to a gate line is substantially equal to a resistance of the connection line coupled to another gate line. | 04-30-2015 |
20150161928 | DISPLAY DEVICE AND MULTI-PANEL DISPLAY DEVICE - A display device and a multi-panel display device are disclosed. In one aspect, the display panel includes a plurality of display areas, an intermediate non-display area, a first non-display area, and a second non-display area. The display areas are spaced apart from one another in the first direction or the second direction. The intermediate non-display area is formed between the display areas. The first non-display area is formed at the outermost position in the first direction. The second non-display area is formed at the outermost position in the second direction. The gate driver is formed in the first non-display area, the second non-display area, and the intermediate non-display area and is configured to supply a gate signal to gate lines formed in each display area. | 06-11-2015 |
20150262554 | DISPLAY APPARATUS AND METHOD OF DRIVING THE SAME - Provided is a display device including: a display panel, a timing controller, a gate driver, and a data driver. The display panel includes a display area configured to display an image and a non-display area adjacent to one side of the display area. The display area includes oblique lines, intersectional lines crossing and isolated from at least a part of the oblique lines, and pixels. Pixels coupled to the oblique lines or the intersectional lines and arranged along a line in one direction are defined into pixel rows. The display area further includes a plurality of areas divided by the pixel rows being successive. The number of pixels constituting one of adjacent ones of the pixel rows in at least one of the plurality of areas is different from the number of pixels constituting another thereof. | 09-17-2015 |
20150348455 | DISPLAY PANEL AND DISPLAY APPARATUS HAVING THE SAME - A display apparatus includes a display panel, a timing controller, a gate driver, and a data driver. The display panel includes a display area configured to display an image and a non-display area adjacent to a side of the display area in a first direction. The display area includes gate lines, data lines, gate dummy lines, data contact parts, and pixels. The data lines cross the gate lines and are insulated from at least a portion of the gate lines. The gate dummy lines are substantially in parallel to the gate lines and spaced from the gate lines. The data contact parts couple the gate dummy lines to the data lines at a side of the display panel in a second direction substantially perpendicular to the first direction. The pixels are coupled to the gate lines and the data lines. | 12-03-2015 |
Jun-Ki Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20150029082 | GATE DRIVE CIRCUIT AND DISPLAY APPARATUS HAVING THE SAME - A gate drive circuit includes a shift register having a plurality of stages, in which an n-th stage (‘n’ is a natural number) of the plurality of stages is connected to at least one subsequent stage. The n-th stage includes a pull-up part configured to output a high voltage of an n-th gate signal using a high voltage of a clock signal as in response to a high voltage of a control node, a control pull-down part configured to pull-down a voltage of the control node into a low voltage in response to a carry signal outputted from at least one of next stages of the n-th stage and receiving a back-bias voltage corresponding to the low voltage, and a carry part configured to output the high voltage of the clock signal as an n-th carry signal in response to a high voltage of the control node. | 01-29-2015 |
20150379955 | DISPLAY DEVICE - A display device is disclosed. In one aspect, the display device includes a display substrate including a display area having a plurality of pixels and a non-display area surrounding the display area. The display device also includes a gate driver formed in the non-display area and configured to provide a plurality of gate signals to the pixels via a plurality of gate lines in response to a plurality of control signals. The display device further includes a signal providing wiring line extending in the first direction in the non-display area and configured to receive one of the control signals. The display device also includes a signal delivering wiring line connected to the gate driver and at least one connection wiring line electrically connecting the signal providing wiring line to the signal delivering wiring line. | 12-31-2015 |
20160133214 | DISPLAY APPARATUS - A display apparatus includes a plurality of pixels arranged in columns and rows in a display area, a data line extending in a first direction and connected with pixels of a k-th column (‘k’ is a natural number) and a (k+1)-th column, a gate line extending in a second direction crossing the first direction and connected with ones of the pixels, a gate signal line extending in the first direction and connected with the gate line, and a gate driver in a first peripheral area adjacent to a first longer side of the display area and having a first width, and configured to apply a gate signal to the gate line. | 05-12-2016 |
See Hwa Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20090137077 | Thin film transistor array substrate and fabricating method thereof - A liquid crystal display and a fabricating method thereof for improving an aperture ratio are disclosed. A liquid crystal display (LCD) according to the present invention includes a gate line, a data line and a common line on the thin film transistor array substrate, the gate line crossing the data line to define a pixel region; a thin film transistor near the crossing of the gate line and the data line; a common electrode connected to the common line in the pixel region; and a pixel electrode connected to the thin film transistor in the pixel area for forming an in-plane electric field in association with the common electrode during an operation of the LCD, wherein an edge of the pixel electrode overlaps the common line with at least one insulating layer therebetween, and an edge of the common electrode overlaps the pixel electrode with said at least one insulating layer therebetween. | 05-28-2009 |
Sengmin Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20120021782 | METHOD AND APPARATUS FOR RECEIVING SHORT MESSAGE SERVICE (SMS) IN DUAL MODE TERMINAL - A method of controlling a dual mode mobile terminal, and which includes receiving, via a wireless communication unit of the mobile terminal, synchronous time information from a first communication network, the synchronous time information being used for a system time of the mobile terminal and for system time synchronization of the mobile terminal with the first communication network; receiving, via the wireless communication unit, asynchronous time information from a second communication network, the asynchronous time information not being used for system time synchronization of the mobile terminal with the second communication network; calculating, via the controller, an average of a calculated difference between the synchronous time information and the asynchronous time information; receiving, via the wireless communication unit, a message from the second communication network; and setting, via the controller, a reception time stamp of when the message is received based on time information contained in the message received from the second communication network and the calculated average difference. | 01-26-2012 |
Seong Hoon Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20150305032 | METHOD FOR TRANSMITTING CONTROL SIGNAL USING EFFICIENT MULTIPLEXING - A method of transmitting a control signal using efficient multiplexing is disclosed. The present invention includes the steps of multiplexing a plurality of 1-bit control signals within a prescribed time-frequency domain by code division multiple access (CDMA) and transmitting the multiplexed control signals, wherein a plurality of the 1-hit control signals include a plurality of the 1-bit control signals for a specific transmitting side. Accordingly, reliability on 1-bit control signal transmission can be enhanced. | 10-22-2015 |
Seugmyeong Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20150109956 | METHOD OF SETTING PN ON THE BASIS OF PERSONAL NETWORK USAGE INFORMATION IN HETEROGENEOUS NETWORK - The present invention relates to a method in which a personal network element (PNE) forming a PN requests a converged personal network service (CPNS) to set up a new personal network (PN) on the basis of PN usage information. The method is performed by the PNE and includes: transmitting, to a PN gateway (PN GW), a message requesting the generation of PN usage information on a currently set PN; and receiving a generation response message including the result of generating the PN usage information corresponding to the generation request message. The PN usage information is created by the CPNS server on the basis of the generation request message and is stored in a PN usage information list of the CPSN. The PN usage information includes a PN usage information index, a PN alias, an expiry, a PN identifier (ID), a PN GW ID, and a PNE ID. The method further includes: transmitting, to the PN GW, a message requesting the setting of a PN using PN usage information corresponding to a new PN, in order to set the new PN and not the currently set PN; and receiving, from the PN GW, a message responding to setting the PN including a response to the PN setting request message, wherein a PN inventory of the CPNS server may be updated by the CPNS on the basis of selected PN usage information. | 04-23-2015 |
Seungkoo Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20130181960 | METHOD AND APPARATUS FOR CONTROLLING BRIGHTNESS OF DISPLAY IN MOBILE DEVICE - A method and an apparatus for automatically controlling the brightness of a display unit in a mobile device according to external illuminance are provided. The brightness control method includes measuring a gradient of the mobile device, measuring an external illuminance through at least one of an illuminance sensor and a camera, depending on the measured gradient of the mobile device, and regulating the brightness of the mobile device, based on the measured external illuminance. | 07-18-2013 |
Seungmyeong Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20140330972 | METHOD FOR MANAGING PERSONAL NETWORK - Provided is a method for requesting to add an adminee and to assign a PN (personal network) admin and changing information about the adminee in a personal network (PN). The method may be initiated by a PN element which desires to be the PN admin and change the information about the adminee or a PN gateway in the PN. If the PN element initiates the method, the PN element can request assignment of the PN admin to a CPNS (converged personal network service) server when a result of requesting addition of the adminee for another PN element is successful. Also, the PN element which has become the PN admin can request change of specific information about the adminee to the CPNS server when a result of requesting to change the specific information from the adminee is successful. | 11-06-2014 |
20150047011 | METHOD FOR SWITCHING GATEWAYS, AND APPARATUS THEREFOR - The present invention relates to a converged personal network service (CPNS). More particularly, the present invention relates to a method for switching a personal network (PN) gateway in a PN from a first device to a second device, including the steps of: the first device transmitting, to the second device, a first message requesting PN gateway switching; the first device receiving a second message from the second device in response to the first message; and the first device authenticating the PN gateway when the second message includes a value indicating success, as well as to an apparatus therefor. | 02-12-2015 |
Ui-Chul Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20160142083 | ELECTRONIC DEVICE - An electronic device for communicating in a network is provided. The electronic device includes a circuit board, a frame, a feeding structure formed on the circuit board, and an antenna unit disposed in a plane at a predetermined angle with respect to a surface of the circuit board. In addition, the antenna unit is disposed apart from the frame in electrical connection with the feeding structure. | 05-19-2016 |
Yi Seon Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20110117958 | MOBILE TERMINAL AND CONTROLLING METHOD THEREOF - A mobile terminal is provided that includes a first camera to obtain a first image of an object, and a second camera to obtain a second image of an object, the second camera being separated from the first camera by a distance d. The mobile terminal also includes a controller to determine the distance d between the first camera and the second camera when the first camera obtains the first image of the object at a same time that the second camera obtains the second image. Still further, the mobile terminal includes a varying device to allow the distance d between the first camera and the second camera to vary, and a display to display a combination of the first image and the second image to allow a perceived three-dimensional (3D) image of the object. | 05-19-2011 |
Yoo-Jun Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20150205338 | POWER MANAGEMENT SYSTEM COMPRISING STATIC PROTECTING CIRCUIT AND RELATED METHOD OF OPERATION - A power management system comprises a power converter comprising a power stage and configured to detect an abnormal static state of the power stage, to generate a protection signal in response to the detection of the abnormal static state of the power stage, and to stabilize a direct current (DC) power supply voltage in response to an enable signal to generate a DC output voltage, and a main control circuit configured to generate the enable signal for the power converter based on the protection signal received from the power converter. | 07-23-2015 |
Yowon Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20160029039 | VIDEO ENCODING CIRCUIT AND VIDEO ENCODING METHOD USING THE SAME, AND OPERATION PROCESSING DEVICE - A transform processor may process original data that includes video information by using at least one of first and second processing methods, and generates at least one of first and second transformed data. Index determination logic may determine an index satisfying a determination condition based on at least one of the first and second transformed data. Energy compaction determination logic may determine energy compaction of at least one of the first and second transformed data based on the determined index. Output selection logic may selectively output one of the first and second transformed data based on the determined energy compaction. An entropy encoder may encode data output from the output selection logic. | 01-28-2016 |
Yu-Gwang Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20140159059 | DISPLAY SUBSTRATE AND METHOD OF MANUFACTURING THE SAME - A method of manufacturing a display substrate includes forming a gate insulation layer on the base substrate on which a gate metal pattern, forming a data metal pattern on the gate insulation layer, sequentially forming a insulation layer and an organic layer on the base substrate on which the data metal pattern is formed, partially exposing the organic layer, developing the organic layer to partially remove the organic layer on the data metal pattern and to expose at least a portion of the protecting layer on the gate metal pattern, forming a common electrode on the organic layer, forming a pixel electrode on the on the organic layer, and forming an insulation layer between the pixel electrode and the common electrode. An etching degree of a data metal may be controlled by controlling a thickness of a remained organic layer to reduce a damage of the data metal. | 06-12-2014 |
20140167040 | THIN FILM TRANSISTOR, THIN FILM TRANSISTOR ARRAY PANEL INCLUDING THE SAME, AND METHOD OF MANUFACTURING THE SAME - A thin film transistor according to an exemplary embodiment of the present invention includes an oxide semiconductor. A source electrode and a drain electrode face each other. The source electrode and the drain electrode are positioned at two opposite sides, respectively, of the oxide semiconductor. A low conductive region is positioned between the source electrode or the drain electrode and the oxide semiconductor. An insulating layer is positioned on the oxide semiconductor and the low conductive region. A gate electrode is positioned on the insulating layer. The insulating layer covers the oxide semiconductor and the low conductive region. A carrier concentration of the low conductive region is lower than a carrier concentration of the source electrode or the drain electrode. | 06-19-2014 |
20140175424 | THIN FILM TRANSISTOR ARRAY PANEL AND METHOD OF MANUFACTURING THE SAME - A thin film transistor array panel includes: a substrate, a gate line positioned on the substrate and including a gate electrode, a semiconductor layer positioned on the substrate and including an oxide semiconductor, a data wire layer positioned on the substrate and including a data line crossing the gate line, a source electrode connected to the data line, and a drain electrode facing the source electrode, and a capping layer covering the data wire layer, in which an end of the capping layer is inwardly recessed as compared to an end of the data wire layer. | 06-26-2014 |
20140183535 | THIN FILM TRANSISTOR ARRAY PANEL AND METHOD OF MANUFACTURING THE SAME - A thin film transistor array panel according to an exemplary embodiment of the invention includes: a substrate, a gate line disposed on the substrate and including a gate electrode, a gate insulating layer disposed on the gate line, a semiconductor disposed on the gate insulating layer, a data line disposed on the semiconductor and including a source electrode, a drain electrode disposed on the semiconductor and opposite to the source electrode, a color filter disposed on the gate insulating layer, the data line and the drain electrode, an overcoat disposed on the color filter and including an inorganic material, a contact hole defined in the color filter and the overcoat, where the contact hole exposes the drain electrode, and a pixel electrode disposed on the overcoat and connected through the contact hole to the drain electrode, in which a plane shape of the contact hole in the overcoat and a plane shape of the contact hole in the color filter are substantially the same as each other. | 07-03-2014 |
20140204315 | DISPLAY APPARATUS - A display apparatus includes a backlight assembly which generates a light and a display panel which receives the light to display an image, the display panel including a first substrate, a second substrate which faces the first substrate and is disposed closer to the backlight assembly than the first substrate, a gate line disposed on the first substrate, a data line disposed on the gate line and insulated from the gate line, a thin film transistor disposed on the first substrate and electrically connected to the gate line and the data line, and a reflection preventing layer disposed between the first substrate and the gate line to reduce an amount of a reflected light reflected by the gate line. | 07-24-2014 |
20150053989 | DISPLAY SUBSTRATE AND METHOD OF MANUFACTURING THE DISPLAY SUBSTRATE - A display substrate includes a base substrate, a common line on the base substrate, a first insulation layer covering the common line and having a first insulating material, a conductive pattern on the first insulation layer and including a source electrode and a drain electrode, a second insulation layer covering the drain electrode and the common line, and including a lower second insulation layer having a second insulating material and an upper second insulation layer having the first insulating material, a first electrode electrically connected to the drain electrode through a first contact hole in the second insulation layer, and a second electrode electrically connected to the common line through a second contact hole in the first and second insulation layers. The upper and lower second insulation layers on the drain electrode have a first hole and a second hole respectively that form the first contact hole. | 02-26-2015 |
20150097179 | DISPLAY SUBSTRATE AND METHOD OF MANUFACTURING A DISPLAY SUBSTRATE - A display substrate includes an active pattern, a gate electrode, a first insulation layer and a pixel electrode. The active pattern is disposed on a base substrate. The active pattern includes a metal oxide semiconductor. The gate electrode overlaps the active pattern. The first insulation layer covers the gate electrode and the active pattern, and a contact hole is defined in the first insulation layer. The pixel electrode is electrically connected to the active pattern via the contact hole penetrating the first insulation layer. A first angle defined by a bottom surface of the first insulation layer and a sidewall of the first insulation layer exposed by the contact hole is between about 30° and about 50°. | 04-09-2015 |
20150162363 | DISPLAY SUBSTRATES, METHODS OF MANUFACTURING THE SAME AND DISPLAY DEVICES INCLUDING THE SAME - A display substrate includes a data pad on a base substrate, a first buffer layer which covers the data pad, a second buffer layer pattern which is disposed on the first buffer layer and separated from the data pad in a plan view, an active layer on the second buffer layer pattern, a gate insulation layer pattern on the active layer, both ends of the active layer exposed by the gate insulation layer pattern, and a gate electrode on the gate insulation layer pattern. | 06-11-2015 |
20150179802 | THIN FILM TRANSISTOR, DISPLAY SUBSTRATE HAVING THE SAME AND METHOD OF MANUFACTURING A DISPLAY SUBSTRATE - A thin film transistor includes a gate electrode, an active pattern over the gate electrode and including an oxide semiconductor, an etch-stop layer covering the active pattern, a source electrode on the etch-stop layer, a drain electrode on the etch-stop layer and spaced from the source electrode, and an active protection pattern between the etch-stop layer and the active pattern and electrically coupled to the source electrode and the drain electrode. | 06-25-2015 |
20160043105 | DISPLAY SUBSTRATE AND METHOD OF MANUFACTURING THE SAME - According to an exemplary embodiment, a display substrate includes a gate metal pattern comprising a gate electrode, an active pattern disposed on the gate pattern and a source metal pattern disposed on the active pattern. The source metal pattern includes a first lower pattern disposed on the active pattern, a second lower pattern disposed on the first lower pattern, a low-resistance metal pattern disposed on the second lower pattern, and an upper pattern disposed on the low-resistance metal pattern. The first lower pattern, the second lower pattern, and the upper pattern each include a material that is the same. | 02-11-2016 |
20160138169 | METHOD OF FORMING A FINE PATTERN - A method of forming a fine pattern includes providing a first metal layer on a base substrate, providing a first passivation layer on the first metal layer, providing a mask pattern on the first passivation layer, providing a partitioning wall pattern having a reverse taper shape by etching the first passivation layer, coating a composition having a block copolymer between the partitioning wall patterns adjacent each other, providing a self-aligned pattern by heating the composition, and providing a metal pattern by etching the first metal layer using the self-aligned pattern as a mask. | 05-19-2016 |
Yun Ju Jeong, Anyang-Si KR
Patent application number | Description | Published |
---|---|---|
20130089542 | ANTI C-MET ANTIBODY AND USES THEREOF - An anti c-Met antibody or antibody fragment and pharmaceutical composition comprising same, as well as a method for preventing and treating cancer by administering the antibody to a subject. | 04-11-2013 |
20130129731 | ANTI C-MET ANTIBODY AND USES THEREOF - An anti c-Met antibody or antigen-binding fragment thereof comprising a heavy-chain variable region having heavy-chain complementarity determining region (CDR) amino acid sequences of SEQ ID NOs: 1, 2 and 3, and a light-chain variable region having light-chain CDR amino acid sequences of SEQ ID NOs: 4, 5, and 6; and a method of wound healing, tissue regeneration, or cell proliferation comprising administration of same; as well as related compositions and methods. | 05-23-2013 |
20140086926 | METHOD OF COMBINATION THERAPY FOR PREVENTION OR TREATMENT OF C-MET OR ANGIOGENESIS FACTOR INDUCED DISEASES - Provided is a method of combination therapy for prevention or treatment of c-Met-induced or angiogenesis factor-induced diseases including co-administering an angiogenesis inhibitor and an anti-c-Met antibody or an antigen-binding fragment thereof to a patient. | 03-27-2014 |
20140105901 | USE OF CBL AS BIOMARKER FOR IDENTIFYING SUBJECT SUITABLE FOR TREATMENT WITH ANTI-C-MET ANTIBODY - A method of identifying a cell sample or a subject suitable for treatment with an anti-c-Met antibody or antigen binding fragment thereof that specifically binds to an epitope within a SEMA domain of a c-Met protein by determining a Cbl concentration, a Cbl mutation, and/or a mutation of a site of c-Met for interaction with Cbl in a cell sample from a subject, as well as related compositions and methods. | 04-17-2014 |