Jae Gil
Jae Gil Choi, Seoul KR
Patent application number | Description | Published |
---|---|---|
20100036882 | SARPS MANAGEMENT AND IMPLEMENTATION SYSTEM - The present invention relates to a SMIS system for managing systematically an implementation status of an aviation safety regulation, and more particularly, to a SMIS system for analyzing, complementing and assessing automatically an implementation status of an aviation safety regulation in own country on the basis of standards and recommended practices prescribed in the annexes for 18 fields published and managed by the International Civil Aviation. | 02-11-2010 |
Jae Gil Lee, Daejeon KR
Patent application number | Description | Published |
---|---|---|
20130138923 | MULTITHREADED DATA MERGING FOR MULTI-CORE PROCESSING UNIT - Described herein are methods, systems, apparatuses and products for multithreaded data merging for multi-core central and graphical processing units. An aspect provides for executing a plurality of threads on at least one central processing unit comprising a plurality of cores, each thread comprising an input data set (IDS) and being executed on one of the plurality of cores; initializing at least one local data set (LDS) comprising a size and a threshold; inserting IDS data elements into the at least one LDS such that each inserted IDS data element increases the size of the at least one LDS; and merging the at least one LDS into a global data set (GDS) responsive to the size of the at least one LDS being greater than the threshold. Other aspects are disclosed herein. | 05-30-2013 |
20140074818 | MULTIPLICATION-BASED METHOD FOR STITCHING RESULTS OF PREDICATE EVALUATION IN COLUMN STORES - A system joins predicate evaluated column bitmaps having varying lengths. The system includes a column unifier for querying column values with a predicate and generating an indicator bit for each of the column values that is then joined with the respective column value. The system also includes a bitmap generator for creating a column-major linear bitmap from the column values and indicator bits. The column unifier also determines an offset between adjacent indicator bits. The system also includes a converter for multiplying the column-major linear bitmap with a multiplier to shift the indicator bits into consecutive positions in the linear bitmap. | 03-13-2014 |
20140252370 | NITRIDE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME - Exemplary embodiments of the present invention disclose a unidirectional heterojunction transistor including a channel layer made of a first nitride-based semiconductor having a first energy bandgap, a barrier layer made of a second nitride-based semiconductor having a second energy bandgap different from the first energy bandgap, the barrier layer including a recess, a drain electrode disposed on a first region of the barrier layer, and a recessed-drain Schottky electrode disposed in the recess of the barrier layer, the recessed-drain Schottky electrode contacting the drain electrode. | 09-11-2014 |
20150046548 | TERMINAL AND METHOD FOR REPRODUCING CONTENTS THEREOF, AND MASSAGE MANAGEMENT SYSTEM AND METHOD FOR PROVIDING MESSAGE RELATED TO CONTENTS - A method for reproducing content by a terminal includes reproducing content received from a content providing system, receiving a first message through a user interface of the terminal while the content is being reproduced, and transmitting time information of the content at which the first message was input and the first message to a message management system. | 02-12-2015 |
Jae Gil Lee, Suwon-Si KR
Patent application number | Description | Published |
---|---|---|
20110192176 | AIR CONDITIONER AND CONTROL METHOD THEREOF - Disclosed herein is a water-source heat-pump type air conditioner in which a receiver is connected to a super-cooler or economizer, and a control method of the air conditioner to reduce the quantity of liquid refrigerant collected in the receiver during a cooling/heating overload operation. When a cooling/heating overload operation occurs, an electric expansion valve associated with the super-cooler or the economizer is opened by a predetermined opening degree, to bypass high-pressure liquid refrigerant collected in the receiver, thereby preventing a rapid pressure increase due to a great quantity of liquid refrigerant collected in the receiver. | 08-11-2011 |
20110192177 | AIR CONDITIONER AND CONTROL METHOD THEREOF - Disclosed herein are an air conditioner which controls a pressure of a refrigerant of an outdoor unit by adjusting an opening degree of an outdoor expansion valve or an indoor expansion valve, and a control method thereof. The air conditioner measures a pressure of the refrigerant discharged from a compressor during a cooling operation, and raises the pressure of the refrigerant to be higher than a designated pressure by controlling an opening degree of at least one of the outdoor expansion valve and the indoor expansion valve, if the pressure of the refrigerant is lower than the designated pressure. Further, the air conditioner measures the pressure of the refrigerant inhaled into the compressor during a heating operation, and adjusts the pressure of the refrigerant to be lower than a designated pressure by controlling the opening degree of the outdoor expansion valve, if the pressure of the refrigerant is higher than the designated pressure. | 08-11-2011 |
Jae-Gil Lee, Incheon KR
Patent application number | Description | Published |
---|---|---|
20120261715 | POWER SEMICONDUCTOR DEVICE AND METHODS FOR FABRICATING THE SAME - A power semiconductor device includes: a drain region of a first conductive type; a drift region of a first conductive type formed on the drain region; a first body region of a second conductive type formed below an upper surface of the drift region; a second body region of a second conductive type formed below the upper surface of the drift region and in the first body region; a third body region of a second conductive type formed by protruding downwards from a lower end of the first body region; a source region of a first conductive type formed below the upper surface of the drift region and in the first body region; and a gate insulating layer formed on channel regions of the first body region and on the drift region between the first body regions. | 10-18-2012 |
20120299094 | SEMICONDUCTOR DEVICE HAVING A SUPER JUNCTION STRUCTURE AND METHOD OF MANUFACTURING THE SAME - A semiconductor device having a super junction and a method of manufacturing the semiconductor device capable of obtaining a high breakdown voltage are provided, whereby charge balance of the super junction is further accurately controlled in the semiconductor device that is implemented by an N-type pillar and a P-type pillar. The semiconductor device includes a semiconductor substrate; and a blocking layer including a first conductive type pillar and a second conductive type pillar that extend in a vertical direction on the semiconductor substrate and that are alternately arrayed in a horizontal direction, wherein, in the blocking layer, a density profile of a first conductive type dopant may be uniform in the horizontal direction, and the density profile of the first conductive type dopant may vary in the vertical direction. | 11-29-2012 |
20140141584 | POWER SEMICONDUCTOR DEVICE AND METHODS FOR FABRICATING THE SAME - A power semiconductor device includes: a drain region of a first conductive type; a drift region of a first conductive type formed on the drain region; a first body region of a second conductive type formed below an upper surface of the drift region; a second body region of a second conductive type formed below the upper surface of the drift region and in the first body region; a third body region of a second conductive type formed by protruding downwards from a lower end of the first body region; a source region of a first conductive type formed below the upper surface of the drift region and in the first body region; and a gate insulating layer formed on channel regions of the first body region and on the drift region between the first body regions. | 05-22-2014 |
Jae-Gil Lee, Gyeonggi-Do KR
Patent application number | Description | Published |
---|---|---|
20080211053 | Superjunction Semiconductor Device - In accordance with an embodiment of the invention, a superjunction semiconductor device includes an active region and a termination region surrounding the active region. A central vertical axis of a boundary column of a second conductivity type material defines the boundary between the active region and the termination region. The active and termination regions include columns of first and second conductivity type material alternately arranged along a horizontal direction in a semiconductor region having top and bottom surfaces. At least one of the columns of the first conductivity type material in the termination region has a different width than a width of the columns of the first conductivity type material in the active region. | 09-04-2008 |
20110097864 | Method of Fabricating High-Voltage Semiconductor Device - A method of fabricating a high-voltage semiconductor device includes the following steps: providing a semiconductor layer; forming a plurality of trenches in the semiconductor layer to define a plurality of pillars of a first conductivity type in the semiconductor layer between adjacent trenches, wherein the trenches extend from a top surface of the semiconductor layer toward a bottom surface of the semiconductor layer; forming a charge compensation layer of a second conductivity type over at least sidewalls of each trench to a predetermined thickness thereby forming a groove in each trench; and substantially filling each groove with a charge compensation plug of the first conductivity type. | 04-28-2011 |
20120161274 | SUPERJUNCTION SEMICONDUCTOR DEVICE - A superjunction semiconductor device includes an edge p pillar, an active region, and a termination region. The edge p pillar has a rectangular ring shape with rounded corners. The edge p pillar has an outer region surrounding the active region and an inner region on in the sides of the active region. The active region has active p pillars and active n pillars having vertical stripe shapes. The active p pillars and the active n pillars are alternately arranged horizontally in the active region. The termination region includes termination n pillars and termination p pillars alternately arranged around the edge p pillar. | 06-28-2012 |
Jae-Gil Lee, Daejeon-Si KR
Patent application number | Description | Published |
---|---|---|
20140149430 | METHOD OF DETECTING OVERLAPPING COMMUNITY IN NETWORK - A method of detecting an overlapping community in a network including nodes and links between the nodes, includes calculating a similarity between the links, and generating a line graph of the network. The method further includes detecting one or more cores in the line graph, and growing a cluster for each of the one or more cores. The method further includes converting the cluster into a cluster of nodes of a node graph. | 05-29-2014 |
Jae-Gil Lim, Asan-Si KR
Patent application number | Description | Published |
---|---|---|
20150380359 | SEMICONDUCTOR PACKAGE INCLUDING MARKING LAYER - A semiconductor package includes at least one semiconductor chip, an encapsulation layer encapsulating the at least one semiconductor chip, a marking layer formed on the encapsulation layer, and a product information mark formed in the marking layer. | 12-31-2015 |