Herman, CA
Alan Herman, Camarillo, CA US
Patent application number | Description | Published |
---|---|---|
20150125532 | Etanercept Formulations Exhibiting Marked Reduction in Sub-Visible Particles - The invention provides stabilized aqueous pharmaceutical etanercept compositions suitable for long-term storage of etanercept, with substantial reduction in sub-visible particles, and methods of manufacture of these compositions, methods of administration, and articles of manufacture. | 05-07-2015 |
Barry Herman, Atherton, CA US
Patent application number | Description | Published |
---|---|---|
20120246382 | METADATA STORAGE IN UNUSED PORTIONS OF A VIRTUAL DISK FILE - Embodiments disclosed herein provide systems and method for storing metadata to unused portions of a virtual disk file. In a particular embodiment, a method provides selecting a virtual disk file stored on a data storage volume and identifying unused portions of the virtual disk file. The method further provides writing metadata for the virtual disk file in the unused portions of the virtual disk file. | 09-27-2012 |
20140208050 | METADATA STORAGE IN UNUSED PORTIONS OF A VIRTUAL DISK FILE - Embodiments disclosed herein provide systems and method for storing metadata to unused portions of a virtual disk file. In a particular embodiment, a method provides selecting a virtual disk file stored on a data storage volume and identifying unused portions of the virtual disk file. The method further provides writing metadata for the virtual disk file in the unused portions of the virtual disk file. | 07-24-2014 |
20150039846 | Efficiency Of Virtual Machines That Use De-Duplication As Primary Data Storage - Example apparatus and methods provide two types of storage for a virtual machine running on a hypervisor. The first storage is de-duplication based and the second storage is not de-duplication based. Example apparatus and methods may acquire data from the first storage to instantiate the virtual machine, to instantiate an operating system on the virtual machine, or to instantiate an application on the virtual machine from the first storage. Example apparatus and methods may write a snapshot to the second storage and then support random input/output for the virtual machine, for the operating system, or for the application from the second storage. The snapshot may selectively be collapsed or the second storage may selectively be retired and thus example systems may selectively update the first storage from the second storage. Having dual devices facilitates using de-duplication storage for de-duplication-centric I/O while non-de-duplication storage is used for random I/O. | 02-05-2015 |
Brad Kenneth Herman, Culver City, CA US
Patent application number | Description | Published |
---|---|---|
20150269780 | INTERACTIVE MULTI-RIDER VIRTUAL REALITY RIDE SYSTEM - A virtual reality ride system includes a platform having at least one seat, a first headset, a second headset, and one or more rendering processors. The first and second headsets each have a motion-sensing unit and a display unit configured to display animated video. The one or more processors are configured to render a first animated video of a virtual environment from a perspective based on the physical location and orientation of the first headset, and to render a second animated video of the virtual environment from a perspective based on the physical location and orientation of the second headset. | 09-24-2015 |
20150325027 | METHOD AND SYSTEM FOR REDUCING MOTION SICKNESS IN VIRTUAL REALITY RIDE SYSTEMS - A virtual reality ride system including a headset, a control unit, and a dynamic platform. The headset includes a display unit configured to display a video of an animated virtual environment. The control unit includes one or more processors configured to perform render processing that renders the video of the virtual environment; event motion processing that generates first data representing motions associated with events in the virtual environment; and low-frequency motion processing that generates second data representing low-frequency vibrations unrelated to the events in the virtual environment. The dynamic platform is configured to produce the motions associated with the events in the virtual environment based on the first data, and to produce the low-frequency vibrations based on the second data. The low-frequency vibrations include a frequency between about 5 Hz and 70 Hz. | 11-12-2015 |
Bradley Herman, San Mateo, CA US
Patent application number | Description | Published |
---|---|---|
20120079004 | BUSINESS NETWORKING INFORMATION FEED ALERTS - Various embodiments described or referenced herein are directed to different devices, methods, systems, and computer products for providing information external to an organization in an information feed. A message may be received from an information service provider in accordance with a previously defined request. The defined request may include one or more parameters specifying requested data. The message may include data provided in accordance with the one or more parameters. The data in the message may be processed to create a data object. The data object may include at least a portion of the data provided in accordance with the one or more parameters. The data object may be stored in a database. The data object may then be provided for display on a display device in an information feed associated with the record. | 03-29-2012 |
20140129678 | BUSINESS NETWORKING INFORMATION FEED ALERTS - Various embodiments described or referenced herein are directed to different devices, methods, systems, and computer products for providing information external to an organization in an information feed. A message may be received from an information service provider in accordance with a previously defined request. The defined request may include one or more parameters specifying requested data. The message may include data provided in accordance with the one or more parameters. The data in the message may be processed to create a data object. The data object may include at least a portion of the data provided in accordance with the one or more parameters. The data object may be stored in a database. The data object may then be provided for display on a display device in an information feed associated with the record. | 05-08-2014 |
Burt Herman, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20130024519 | SHARABLE CURATED SCRAPBOOK PAGES THROUGH SOURCE ATTRIBUTION OF EMBEDDED CONTENT - A method, an apparatus and/or a system of source attribution of embedded content is disclosed. A sharable scrapbook page system includes a tracking module configured to generate an identification meta-data to be associated with an original content of a first publisher that originates in a third-party source server of a public wide area network such that the original content is attributable to the first publisher through the identification meta-data associated thereto with the original content when the original content having the associated identification meta-data is republished on a scrapbook page along with other republished data assets in a curated form on the scrapbook page by a subsequent publisher. The system further includes a processor including a memory which is configured to determine that a subsequent publishing of the original content is an embedded portion of another work of authorship. The system also includes a notification module that notifies the first publisher upon subsequent publication of the original content by a subsequent publisher. | 01-24-2013 |
20130124596 | SOURCE ATTRIBUTION OF EMBEDDED CONTENT - A source attribution system includes a tracking module to generate an identification meta-data to be associated with an original content of a first publisher that originates in a third-party source server of a public wide area network such that the original content is attributable to the first publisher through the identification meta-data associated thereto with the original content when the original content having the associated identification meta-data is republished. The system further includes a processor including a memory which is configured to determine that a subsequent publishing of the original content is an embedded portion of another work of authorship when a communication of the identification meta-data is extracted from a server in which the subsequent publishing is manifested and transmitted from the server to the processor. The system also includes a notification module that notifies the first publisher upon subsequent publication of the original content by a subsequent publisher. | 05-16-2013 |
20130185143 | AMPLIFICATION OF A SOCIAL OBJECT THROUGH AUTOMATIC REPUBLISHING OF THE SOCIAL OBJECT ON CURATED CONTENT PAGES BASED ON RELEVANCY - A method, an apparatus and/or a system of amplification of a social object through automatic republishing of the social object on curated content pages based on relevancy is disclosed. A curated content system involves associating a social media account of a user of a third-party service to the curated content system based on an authentication of the social media account through the curated content system. The curated content system may also involve determining that a social object placed in the third-party service is associated with a page in the curated content system based on a relevancy match between an identification data associated with the social object with at least a portion of a content of the page. Further, the curated content system involves automatically republishing the social object adjacent to at least the portion of the content of the page using a processor to amplify an influence of the social object. | 07-18-2013 |
Damir Herman, Los Tatos, CA US
Patent application number | Description | Published |
---|---|---|
20130095480 | Chondroitin Sulfate Sulfotransferases and Proteoglycans as Cancer Biomarkers: Use of Expression and Methalytion Status - A method of determining a prognosis of a cancer in a human comprising: determining expression level of CHST11 in a cancer tissue sample or determining methylation status of CHST11 gene in a cancer tissue sample. CHST11 is Carbohydrate (Chondroitin 4) Sulfotransferase 11. | 04-18-2013 |
Damir Herman, Los Gatos, CA US
Patent application number | Description | Published |
---|---|---|
20140297642 | SYSTEMS AND METHODS FOR MAPPING PATIENT DATA FROM MOBILE DEVICES FOR TREATMENT ASSISTANCE - In various embodiments, a system comprises a map and a patient data assessment module. The map includes a plurality of groupings and interconnections of the groupings, each grouping having one or more patient members that share biological similarities, each interconnection interconnecting groupings that share at least one common patient member, the map identifying a set of groupings and a set of interconnections having a medical characteristic of a set of medical characteristics. The patient data assessment module may be configured to receive sensor data from a user's mobile device and to assess the sensor data to generate user medical attributes, to determine whether the user shares the biological similarities with the one or more patient members of each grouping based, at least in part, on the user medical attributes, thereby enabling association of the user with one or more of the set of medical characteristics. | 10-02-2014 |
20150315654 | Chondroitin Sulfate Sulfotransferases and Proteoglycans as Cancer Biomarkers: Use of Expression and Methalytion Status - A method of determining a prognosis of a cancer in a human comprising: determining expression level of CHST11 in a cancer tissue sample or determining methylation status of CHST11 gene in a cancer tissue sample. CHST11 is Carbohydrate (Chondroitin 4) Sulfotransferase 11. | 11-05-2015 |
Daniel Lawrence Herman, Burlingame, CA US
Patent application number | Description | Published |
---|---|---|
20100214313 | Techniques and Workflows for Computer Graphics Animation System - The disclosed implementations describe techniques and workflows for a computer graphics (CG) animation system. In some implementations, systems and methods are disclosed for representing scene composition and performing underlying computations within a unified generalized expression graph with cycles. Disclosed are natural mechanisms for level-of-detail control, adaptive caching, minimal re-compute, lazy evaluation, predictive computation and progressive refinement. The disclosed implementations provide real-time guarantees for minimum graphics frame rates and support automatic tradeoffs between rendering quality, accuracy and speed. The disclosed implementations also support new workflow paradigms, including layered animation and motion-path manipulation of articulated bodies. | 08-26-2010 |
20160078662 | TECHNIQUES AND WORKFLOWS FOR COMPUTER GRAPHICS ANIMATION SYSTEM - The disclosed implementations describe techniques and workflows for a computer graphics (CG) animation system. In some implementations, systems and methods are disclosed for representing scene composition and performing underlying computations within a unified generalized expression graph with cycles. Disclosed are natural mechanisms for level-of-detail control, adaptive caching, minimal re-compute, lazy evaluation, predictive computation and progressive refinement. The disclosed implementations provide real-time guarantees for minimum graphics frame rates and support automatic tradeoffs between rendering quality, accuracy and speed. The disclosed implementations also support new workflow paradigms, including layered animation and motion-path manipulation of articulated bodies. | 03-17-2016 |
David Herman, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20130181583 | MOUNTED DISPLAY CASE - Display cases are designed to be mounted on at least one vertical support, such as a wall, pillar, or series of poles. The display cases include a display drawer that has a closed position within the display case and an open position beneath the display case. The display cases can be single sided, having a display drawer only on its front side, or double sided, having a first display drawer on its front side and a second display drawer on its rear side. | 07-18-2013 |
20130192153 | RETAIL MARKETING ENVIRONMENT - Retail marketing environments of the present technology include retail stores and store layouts that provide a plurality of experience zones to guide a consumer through a purchasing experience. The first experience zone includes the front façade of the retail store and at least one window display case displaying merchandise that can be viewed through the front window. The second experience zone includes an interactive display that provides product information to consumers. The third experience zone includes at least one merchandise display area and at least one merchandise handling area. The fourth experience zone includes a plurality of interaction areas in which consumers can interact with store employees. A veil wall can be used to separate one or more of the experience zones. | 08-01-2013 |
David M. Herman, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20110021562 | TREATMENT OF FRIEDREICH'S ATAXIA USING HISTONE DEACETYLASE INHIBITORS - The invention provides methods of treating Friedreich's ataxia using histone deacetylase inhibitors. | 01-27-2011 |
20130210918 | TREATMENT OF FRIEDREICH'S ATAXIA USING HISTONE DEACETYLASE INHIBITORS - The invention provides methods of treating Friedreich's ataxia using histone deacetylase inhibitors. | 08-15-2013 |
20150080472 | TREATMENT OF FRIEDREICH'S ATAXIA USING HISTONE DEACETYLASE INHIBITORS - The invention provides methods of treating Friedreich's ataxia using histone deacetylase inhibitors. | 03-19-2015 |
David S. Herman, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20160094259 | MODULAR FUNCTIONAL BAND LINKS FOR WEARABLE DEVICES - A wearable device is coupled to a band including multiple modular functional band links that are each electrically and mechanically connected to one or more other of the band links and/or the wearable device and include one or more electronic components. In various implementations, the wearable device may receive identifiers from each of the band links, determine functionality available using the identifiers, and communicate with the band links to utilize the determine functionality. In some implementations, the band links may include multiple different output devices and the wearable device may determine to provide an output pattern and signal the respective output devices according to the output pattern. In various implementations, the band links may include multiple different input devices and the wearable device may receive input indications from the input devices and perform an action based on a pattern in which the input indications were detected by the respective input devices. | 03-31-2016 |
Denise Herman, Carlsbad, CA US
Patent application number | Description | Published |
---|---|---|
20150111662 | GOLF CLUB HEAD WITH TOP LINE INSERT - A golf club head having a low-density interchangeable insert located in a top portion thereof. The interchangeable insert may be only in the top line of the club head or extend from the heel around the toe and optionally be visible from above when the club is at address. The interchangeable insert may extend through a hosel and optionally be visible on a heel-side surface. The interchangeable insert may be mounted on a back surface of a striking face, and may extend a distance down the back surface. The interchangeable insert may extend into, and provide part of, a golf ball striking face. | 04-23-2015 |
Denise T. Herman, Carlsbad, CA US
Patent application number | Description | Published |
---|---|---|
20090298611 | Golf Club Head and Removable Weight - A golf club head and a removable weight that is received in a receptacle of the golf club head. The weight includes a cap and a slug. The cap is removably coupled to the receptacle and includes a recess that slidably receives a portion of the slug so that the cap and slug are able to rotate relative to each other. The slug includes an anti-rotation feature that prevents relative rotation between the slug and the receptacle. | 12-03-2009 |
20120289360 | GOLF CLUB WITH TRUSS - The invention provides a golf club head with a truss member that attenuates unwanted vibration while allowing for precise control of mass distribution. In certain aspects, the invention provides a club head with a perimeter body including a top line and a sole portion coupled to a face and a hosel. The club head further includes at least one truss member extending between and coupling two portions of the perimeter body, for example, from the top line to the sole. | 11-15-2012 |
20130165258 | GOLF CLUB HEAD WITH TOP LINE INSERT - A golf club head having a low-density insert located in a top portion thereof. The insert may be only in the top line of the club head or extend from the heel around the toe. The insert may extend through a hosel and optionally be visible on a heel-side surface. The insert may be mounted on a back surface of a striking face, and may extend a distance down the back surface. The insert may extend into, and provide part of, a golf ball striking face. | 06-27-2013 |
Edward Herman, Los Angeles, CA US
Patent application number | Description | Published |
---|---|---|
20150051114 | GENETIC VARIANTS UNDERLYING HUMAN COGNITION AND METHODS OF USE THEREOF AS DIAGNOSTIC AND THERAPEUTIC TARGETS - Compositions and methods for the detection and treatment of neurological disorders, including ASD, are provided. | 02-19-2015 |
Gayle Herman, Danville, CA US
Patent application number | Description | Published |
---|---|---|
20080241482 | RHODIUM ELECTROPLATED STRUCTURES AND METHODS OF MAKING SAME - A halide based stress reducing agent is added to the bath of a rhodium plating solution. The stress reducing agent reduces stress in the plated rhodium, increasing the thickness of the rhodium that can be plated without cracking. In addition, the stress reducing agent does not appreciably decrease the wear resistance or hardness of the plated rhodium. | 10-02-2008 |
Gid Herman, Monrovia, CA US
Patent application number | Description | Published |
---|---|---|
20090146494 | Apparatus For Providing Electrical Power To Electrical Device And Method Of Use - In some embodiments, a surge protector includes: (a) an electrical connector configured to receive electrical power; (b) one or more receivers configured to receive input via wireless signals; (c) at least one first switch electrically coupled to the electrical connector; (d) one or more first electrical outlets; and (e) one or more second electrical outlets electrically coupled to the electrical connector. In these embodiments, each switch of the at least one first switch is electrically coupled to at least one of the one or more first electrical outlets and at least one of the one or more receivers. The at least one first switch is configured to turn on or turn off the electrical power to the one or more first electrical outlets based on the input received by the one or more receivers. Furthermore, the one or more second electrical outlets are coupled to the electrical connector such that when the electrical connector receives electrical power, the one or more second electrical outlets receive electrical power. Other embodiments are disclosed in this application. | 06-11-2009 |
Jeff Herman, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20130124900 | PROCESSOR WITH POWER CONTROL VIA INSTRUCTION ISSUANCE - Methods and apparatuses are provided for power control in a processor. The apparatus comprises a plurality of operational units arranged as a group of operational units. A power consumption monitor determines when cumulative power consumption of the group of operational units exceeds a threshold (e.g., either or both of the cumulative power threshold and the cumulative power rate threshold) during a time interval, after which a filter for issuing instructions to the group of operational units suspends instruction issuance to the group of operational units for the remainder of the time interval. The method comprises monitoring cumulative power consumption by a group of operational units within a processor over a time interval. If the cumulative power consumption of the group of operational units exceeds the threshold, instruction issuance to the group of operational units is suspended for the remainder of the time interval. | 05-16-2013 |
20140029646 | DISABLING SPREAD-SPECTRUM CLOCK SIGNAL GENERATION - A device may generate a clock signal using spread-spectrum clocking. The spread-spectrum clocking may modulate a frequency of the clock signal to produce a plurality of frequencies for the clock signal during a modulation cycle. The device may receive an instruction to disable the spread-spectrum clocking, and may disable the spread spectrum clocking at the end of the modulation cycle. | 01-30-2014 |
Jeffrey Herman, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20130138977 | METHOD AND APPARATUS FOR ADJUSTING POWER CONSUMPTION LEVEL OF AN INTEGRATED CIRCUIT - Briefly, a method and apparatus adjusts the power consumption level of an integrated circuit by dynamically scaling the clock frequency based on the real-time determined power consumption level. In one example, the method and apparatus changes an actual clock frequency of the integrated circuit to an effective clock frequency based on the maximum clock frequency and the difference between the threshold power consumption level and the actual power consumption level of the integrated circuit in the previous sampling interval. In one example, an effective clock frequency of the integrated circuit in the current sampling interval is determined. In one example, the difference between the maximum and effective clock frequencies in the current sampling interval is proportional to the difference between the threshold and actual power consumption levels in the previous sampling interval. The actual clock frequency of the integrated circuit is changed to the determined effective clock frequency. | 05-30-2013 |
20130154694 | PHASE-LOCKED LOOP FREQUENCY STEPPING - A method and a phase-locked loop (PLL) for generating output clock signals with desired frequencies are described. The PLL is equipped with a ramp generator that increments or decrements a feedback divider value before providing it to a modulator. The modulator modulates the feedback divider value and provides the modulated value to a feedback divider of the PLL for performing frequency division. | 06-20-2013 |
Jeffrey Herman, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20090312874 | Apparatus and Method for Providing Cooling to Multiple Components - Methods and systems for processing memory lookup requests are provided. In an embodiment, an integrated circuit includes an input configured to receive a first control signal and an output module configured to generate an output signal based at least on the first control signal and a second control signal generated based at least on a measured temperature of the IC. The output signal is configured to control a cooling device. | 12-17-2009 |
Jeffrey A. Herman, Palo Alto, CA US
Patent application number | Description | Published |
---|---|---|
20120166340 | METHOD AND SYSTEM TO AUTOMATE PAYMENT FOR A COMMERCE TRANSACTION - A method and system to automate payment for a network-based commerce transaction provide a buyer an option to enable an automatic payment service, wherein automatic payment service automatically provides payment to a seller upon a termination event of a network-based commerce transaction. Payment information of the buyer is provided to a network-based payment system upon the occurrence of the termination event. | 06-28-2012 |
20130138559 | METHOD AND SYSTEM TO AUTOMATE PAYMENT FOR A COMMERCE TRANSACTION - A method and system to automate payment for a commerce transaction is provided. Payment information related in part to a first electronic payment account associated with a first party and including information related to a second electronic payment account associated with a second party is received at a network-based commerce system. A request to complete a network-based commerce transaction upon occurrence of a termination event at the network-based commerce system is received. Payment information is automatically sent to the network-based payment system upon the occurrence of the termination event based on the first party being a registered and approved buyer with the network-based payment system, the sending of the payment information causing transfer of funds at the network-based payment system from the first electronic payment account to the second electronic payment account. | 05-30-2013 |
Jeffrey Lawrence Herman, Mountain View, CA US
Patent application number | Description | Published |
---|---|---|
20160098790 | ANNOTATING A TRANSACTION HISTORY RECORD WITH MERCHANT INFORMATION IDENTIFIED FROM A MERCHANT IDENTIFIER AND USER COMPUTING DEVICE LOCATION DATA - A payment processing system receives one or more indications of a user's location at a time that the user initiates a transaction with a merchant system at a physical location of the merchant system, processes the transaction, and receives a merchant point of sale identifier from the issuer system associated with the financial account information selected by the user. The payment processing system creates a combined list of candidate merchant identities based on the received merchant POS identifier and the user computing device location. The payment processing system calculates a probability for each of the merchant identities in the list based on similarity to the merchant POS identifier and user location data. The payment processing system associates the merchant POS identifier with the merchant identity having the highest probability and creates an annotated transaction record to display to the user. | 04-07-2016 |
Jonathan Herman, Los Gatos, CA US
Patent application number | Description | Published |
---|---|---|
20120313201 | OPTICAL SENSOR DEVICES INCLUDING FRONT-END-OF-LINE (FEOL) OPTICAL FILTERS AND METHODS FOR FABRICATING OPTICAL SENSOR DEVICES - Optical sensor devices, and methods of manufacturing the same, are described herein. In an embodiment, a monolithic optical sensor device includes a semiconductor substrate having a trench, with a photodetector region under said trench. An optical filter is formed in the trench and over at least a portion of the photodetector region. One or more metal structures extend above a top surface of said optical filter. The trench, photodetector region and optical filter are formed as part of a front-end-of-line (FEOL) semiconductor fabrication process. The one or more metal structures are formed as part of a back-end-of-line (BEOL) semiconductor fabrication process. | 12-13-2012 |
Ken Herman, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20090278407 | METHOD AND SYSTEM FOR DISCOVERING A POWER SOURCE ON A PERIPHERAL BUS - Improved techniques to recognize a power source on a peripheral bus and/or determine power available from the power source via the peripheral bus are disclosed. Typically, the peripheral bus is supported by a cable connected between a host device and an electronic device. In this case, the host device is a power source (e.g., power adapter or battery pack) and the cable is used to provide power from the power source to the electronic device. Hence, by understanding the power available from the power source, the electronic device can manage its power utilization so as to operate in a stable and reliable manner. The electronic device is, for example, a portable computing device. Examples of portable computing devices include a Portable Digital Assistant (PDA) and a portable media player. | 11-12-2009 |
20110107124 | METHOD AND SYSTEM FOR DISCOVERING A POWER SOURCE ON A PERIPHERAL BUS - Improved techniques to recognize a power source on a peripheral bus and/or determine power available from the power source via the peripheral bus are disclosed. Typically, the peripheral bus is supported by a cable connected between a host device and an electronic device. In this case, the host device is a power source (e.g., power adapter or battery pack) and the cable is used to provide power from the power source to the electronic device. Hence, by understanding the power available from the power source, the electronic device can manage its power utilization so as to operate in a stable and reliable manner. The electronic device is, for example, a portable computing device. Examples of portable computing devices include a Portable Digital Assistant (PDA) and a portable media player. | 05-05-2011 |
20120311000 | Pre-organization of Data - In a method of writing data to a file system on a solid state drive, a file stream is opened for writing to a file in the file system. A life expectancy value predicting a length of time the data to be written will be stored in the file system is attached to the file stream. The data is written to the file stream and stored on the solid state storage device according to the life expectancy value attached to the data. In one embodiment, a unique identifier may be used as the life expectancy value for writing a group of related files predicted to be stored in the file system for substantially the same length of time. The life expectancy value may be predicted based on a file type of the file being written. The life expectancy value may be stored as metadata for the file being written. | 12-06-2012 |
Kenneth Herman, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100031085 | METHOD FOR REDUCING HOST DEVICE TO ELECTRONIC DEVICE COMMUNICATION ERRORS - This invention is directed to allowing an electronic device with a failed file system to dynamically direct a host device to reformat it, by making the storage component appear to be in its unformatted state. Upon detection of file system failure, the device writes changes to its disk to make it appear as factory-new to a host device. The host device treats the electronic device as if it is a brand new device that has never been connected to a host device before, and reformats it. By reformatting the device's storage component, the host device thereby provides a way to maintain communication between the host device and electronic device, allowing a more sophisticated application to then diagnose and recover the contents of the storage component, without the involvement of the user or a specialist. This avoids returns of devices with failed file systems, thereby improving the overall user experience. | 02-04-2010 |
20100082711 | SYSTEMS AND METHODS FOR SIDEBAND COMMUNICATION BETWEEN DEVICE AND HOST TO MINIMIZE FILE CORRUPTION - Communications systems and methods for minimizing file corruption when communicating between a device and a host are provided. To initiate a file transfer section, a host can transfer data to a device on a primary communications channel. The device can then temporarily store the received data in a memory circuit until a command is received indicating that the file has been completely transferred. In order to avoid interfering with the data transfer, the host can provide such a command to the device on a sideband communications channel. Upon receiving the command, the device can integrate the received data into its file system by transferring the data from the memory circuit to a more permanent storage component. If the communications interface is disconnected before such a command is received, the temporarily stored data can be considered incomplete and can be deleted. | 04-01-2010 |
20100228549 | SYSTEMS AND METHODS FOR DETERMINING THE LANGUAGE TO USE FOR SPEECH GENERATED BY A TEXT TO SPEECH ENGINE - Algorithms for synthesizing speech used to identify media assets are provided. Speech may be selectively synthesized from text strings associated with media assets, where each text string can be associated with a native string language (e.g., the language of the string). When several text strings are associated with at least two distinct languages, a series of rules can be applied to the strings to identify a single voice language to use for synthesizing the speech content from the text strings. In some embodiments, a prioritization scheme can be applied to the text strings to identify the more important text strings. The rules can include, for example, selecting a voice language based on the prioritization scheme, a default language associated with an electronic device, the ability of a voice language to speak text in a different language, or any other suitable rule. | 09-09-2010 |
20100229005 | DATA WHITENING FOR WRITING AND READING DATA TO AND FROM A NON-VOLATILE MEMORY - Systems, apparatuses, and methods are provided for whitening and managing data for storage in non-volatile memories, such as Flash memory. In some embodiments, an electronic device such as media player is provided, which may include a system-on-a-chip (SoC) and a non-volatile memory. The SoC may include SoC control circuitry and a memory interface that acts as an interface between the SoC control circuitry and the non-volatile memory. The SoC can also include an encryption module, such as a block cipher based on the Advanced Encryption Standard (AES). The memory interface can direct the encryption module to whiten all types of data prior to storage in the non-volatile memory, including sensitive data, non-sensitive data, and memory management data. This can, for example, prevent or reduce program-disturb problems or other read/write/erase reliability issues. | 09-09-2010 |
20110010698 | TEST PARTITIONING FOR A NON-VOLATILE MEMORY - Systems and methods are provided for testing a non-volatile memory, such as a flash memory. The non-volatile memory may be virtually partitioned into a test region and a general purpose region. A test application may be stored in the general purpose region, and the test application can be executed to run a test of the memory locations in the test region. The results of the test may be stored in the general purpose region. At the completion of the test, the test results may be provided from the general purpose region and displayed to a user. The virtual partitions may be removed prior to shipping the electronic device for distribution. | 01-13-2011 |
20110055454 | SYSTEMS AND METHODS FOR DETERMINING THE STATUS OF MEMORY LOCATIONS IN A NON-VOLATILE MEMORY - Systems and methods are provided for storing data in a portion of a non-volatile memory (“NVM”) such that the status of the NVM portion can be determined with high probability on a subsequent read. An NVM interface, which may receive write commands to store user data in the NVM, can store a fixed predetermined sequence (“FPS”) with the user data. The FPS may ensure that a successful read operation on a NVM portion is not misinterpreted as a failed read operation or as an erased NVM portion. For example, if the NVM returns an all-zero vector when a read request fails, the FPS can include at least one “1” or one “0”, as appropriate, to differentiate between successful and unsuccessful read operations. In some embodiments, the FPS may also be used to differentiate between disturbed data, which passes an error correction check, and correct data. | 03-03-2011 |
20110173462 | CONTROLLING AND STAGGERING OPERATIONS TO LIMIT CURRENT SPIKES - Systems and methods are disclosed for managing the peak power consumption of a system, such as a non-volatile memory system (e.g., flash memory system). The system can include multiple subsystems and a controller for controlling the subsystems. Each subsystem may have a current profile that is peaky. Thus, the controller may control the peak power of the system by, for example, limiting the number of subsystems that can perform power-intensive operations at the same time or by aiding a subsystem in determining the peak power that the subsystem may consume at any given time. | 07-14-2011 |
20110209028 | CODEWORD REMAPPING SCHEMES FOR NON-VOLATILE MEMORIES - Systems and methods are disclosed for remapping codewords for storage in a non-volatile memory, such as flash memory. In some embodiments, a controller that manages the non-volatile memory may prepare codeword using a suitable error correcting code. The controller can store a first portion of the codeword in a lower page of the non-volatile memory may store a second portion of the codeword in an upper page of the non-volatile memory. Because upper and lower pages may have different resiliencies to error-causing phenomena, remapping codewords in this manner may even out the bit error rates of the codewords (which would otherwise have a more bimodal distribution). | 08-25-2011 |
20110213945 | DATA PARTITIONING SCHEME FOR NON-VOLATILE MEMORIES - Systems and methods are disclosed for partitioning data for storage in a non-volatile memory (“NVM”), such as flash memory. In some embodiments, a priority may be assigned to data being stored, and the data may be logically partitioned based on the priority. For example, a file system may identify a logical address within a first predetermined range for higher priority data and within a second predetermined range for lower priority data, such using a union file system. Using the logical address, a NVM driver can determine the priority of data being stored and can process (e.g., encode) the data based on the priority. The NVM driver can store an identifier in the NVM along with the data, and the identifier can indicate the processing techniques used on the associated data. | 09-01-2011 |
20110239064 | MANAGEMENT OF A NON-VOLATILE MEMORY BASED ON TEST QUALITY - Systems and methods are disclosed for managing a non-volatile memory (“NVM”), such as a flash memory. The NVM may be managed based on results of a test performed on the NVM. The test may indicate, for example, physical memory locations that may be susceptible to errors, such as certain pages in the blocks of the NVM. Tests on multiple NVMs of the same type may be compiled to create a profile of error tendencies for that type of NVM. In some embodiments, data may be stored in the NVM based on individual test results for the NVM or based on a profile of the NVM type. For example, memory locations susceptible to error may be retired or data stored in those memory locations may be protected by a stronger error correcting code. | 09-29-2011 |
20110239065 | RUN-TIME TESTING OF MEMORY LOCATIONS IN A NON-VOLATILE MEMORY - Systems and methods are disclosed for performing run-time tests on a non-volatile memory (“NVM”), such as flash memory. The run-time tests may be tests that are performed on the NVM while the NVM can be operated by an end user (as opposed to during a manufacturing phase). In some embodiments, a controller for the NVM may detect an error event that may be indicative of a systemic failure of a die of the NVM. The controller may then select one or more blocks in the die to test, which may be dies that are currently not being used to store user data. The controller may post process the results of the test to determine whether there is a systemic failure, such as a column failure, and may treat the systemic failure if there is one. | 09-29-2011 |
20120023351 | DYNAMIC ALLOCATION OF POWER BUDGET FOR A SYSTEM HAVING NON-VOLATILE MEMORY - Systems and methods are disclosed for dynamically allocating power for a system having non-volatile memory. A power budgeting manager of a system can determine if the total amount of power available for the system is below a pre-determined power level (e.g., a low power state). While the system is operating in the low power state, the power budgeting manager can dynamically allocate power among various components of the system (e.g., a processor and non-volatile memory). | 01-26-2012 |
20120084627 | DATA RECOVERY USING OUTER CODEWORDS STORED IN VOLATILE MEMORY - Systems and methods are disclosed for data recovery using outer codewords stored in volatile memory. Outer codewords can be associated with one or more horizontal portions or vertical portions of a non-volatile memory (“NVM”). In some embodiments, an NVM interface of an electronic device can program user data to a super block of the NVM. The NVM interface can then determine if a program disturb has occurred in the super block. In response to detecting that a program disturb has occurred in the super block, the NVM interface can perform garbage collection on the super block. The NVM interface can then use outer codewords associated with the super block to recover from any uncorrectable error correction code errors detected in the super block. | 04-05-2012 |
20130031302 | SYSTEMS AND METHODS FOR DETERMINING THE STATUS OF MEMORY LOCATIONS IN A NON-VOLATILE MEMORY - Systems and methods are provided for storing data in a portion of a non-volatile memory (“NVM”) such that the status of the NVM portion can be determined with high probability on a subsequent read. An NVM interface, which may receive write commands to store user data in the NVM, can store a fixed predetermined sequence (“FPS”) with the user data. The FPS may ensure that a successful read operation on a NVM portion is not misinterpreted as a failed read operation or as an erased NVM portion. For example, if the NVM returns an all-zero vector when a read request fails, the FPS can include at least one “1” or one “0”, as appropriate, to differentiate between successful and unsuccessful read operations. In some embodiments, the FPS may also be used to differentiate between disturbed data, which passes an error correction check, and correct data. | 01-31-2013 |
20130073789 | SYSTEMS AND METHODS FOR CONFIGURING NON-VOLATILE MEMORY - Systems and methods are disclosed for configuring a non-volatile memory (“NVM”). In some embodiments, each block of the NVM can include a block table-of-contents (“TOC”), which can be encoded (e.g., run-length encoded) and dynamically-sized. Thus, as user data is being programmed to a block, the size of a block TOC can be concurrently recalculated and increased only if necessary. In some embodiments, the NVM interface can use a weave sequence stored in the context information and at least one weave sequence associated with each page of a block to determine whether to replay across the pages of the block after system boot-up. | 03-21-2013 |
20130132653 | DATA PARTITIONING SCHEME FOR NON-VOLATILE MEMORIES - Systems and methods are disclosed for partitioning data for storage in a non-volatile memory (“NVM”), such as flash memory. In some embodiments, a priority may be assigned to data being stored, and the data may be logically partitioned based on the priority. For example, a file system may identify a logical address within a first predetermined range for higher priority data and within a second predetermined range for lower priority data, such using a union file system. Using the logical address, a NVM driver can determine the priority of data being stored and can process (e.g., encode) the data based on the priority. The NVM driver can store an identifier in the NVM along with the data, and the identifier can indicate the processing techniques used on the associated data. | 05-23-2013 |
20130166278 | Systems and Methods for Determining the Language to Use for Speech Generated by a Text to Speech Engine - Algorithms for synthesizing speech used to identify media assets are provided. Speech may be selectively synthesized from text strings associated with media assets, where each text string can be associated with a native string language (e.g., the language of the string). When several text strings are associated with at least two distinct languages, a series of rules can be applied to the strings to identify a single voice language to use for synthesizing the speech content from the text strings. In some embodiments, a prioritization scheme can be applied to the text strings to identify the more important text strings. The rules can include, for example, selecting a voice language based on the prioritization scheme, a default language associated with an electronic device, the ability of a voice language to speak text in a different language, or any other suitable rule. | 06-27-2013 |
Kenneth L. Herman, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20100161886 | Architecture for Address Mapping of Managed Non-Volatile Memory - The disclosed architecture uses address mapping to map a block address on a host interface to an internal block address of a non-volatile memory (NVM) device. The block address is mapped to an internal chip select for selecting a Concurrently Addressable Unit (CAU) identified by the block address. The disclosed architecture supports generic NVM commands for read, write, erase and get status operations. The architecture also supports an extended command set for supporting read and write operations that leverage a multiple CAU architecture. | 06-24-2010 |
20100228909 | Caching Performance Optimization - A method for managing data storage is described. The method includes receiving data from an external host at a peripheral storage device, detecting a file system type of the external host, and adapting a caching policy for transmitting the data to a memory accessible by the storage device, wherein the caching policy is based on the detected file system type. The detection of the file system type can be based on the received data. The detection bases can include a size of the received data. In some implementations, the detection of the file system type can be based on accessing the memory for file system type indicators that are associated with a unique file system type. Adapting the caching policy can reduce a number of data transmissions to the memory. The detected file system type can be a file allocation table (FAT) system type. | 09-09-2010 |
20130013861 | CACHING PERFORMANCE OPTIMIZATION - A method for managing data storage is described. The method includes receiving data from an external host at a peripheral storage device, detecting a file system type of the external host, and adapting a caching policy for transmitting the data to a memory accessible by the storage device, wherein the caching policy is based on the detected file system type. The detection of the file system type can be based on the received data. The detection bases can include a size of the received data. In some implementations, the detection of the file system type can be based on accessing the memory for file system type indicators that are associated with a unique file system type. Adapting the caching policy can reduce a number of data transmissions to the memory. The detected file system type can be a file allocation table (FAT) system type. | 01-10-2013 |
20130212318 | ARCHITECTURE FOR ADDRESS MAPPING OF MANAGED NON-VOLATILE MEMORY - The disclosed architecture uses address mapping to map a block address on a host interface to an internal block address of a non-volatile memory (NVM) device. The block address is mapped to an internal chip select for selecting a Concurrently Addressable Unit (CAU) identified by the block address. The disclosed architecture supports generic NVM commands for read, write, erase and get status operations. The architecture also supports an extended command set for supporting read and write operations that leverage a multiple CAU architecture. | 08-15-2013 |
20140075208 | DATA WHITENING FOR WRITING AND READING DATA TO AND FROM A NON-VOLATILE MEMORY - Systems, apparatuses, and methods are provided for whitening and managing data for storage in non-volatile memories, such as Flash memory. In some embodiments, an electronic device such as media player is provided, which may include a system-on-a-chip (SoC) and a non-volatile memory. The SoC may include SoC control circuitry and a memory interface that acts as an interface between the SoC control circuitry and the non-volatile memory. The SoC can also include an encryption module, such as a block cipher based on the Advanced Encryption Standard (AES). The memory interface can direct the encryption module to whiten all types of data prior to storage in the non-volatile memory, including sensitive data, non-sensitive data, and memory management data. This can, for example, prevent or reduce program-disturb problems or other read/write/erase reliability issues. | 03-13-2014 |
20140112079 | CONTROLLING AND STAGGERING OPERATIONS TO LIMIT CURRENT SPIKES - Systems and methods are disclosed for managing the peak power consumption of a system, such as a non-volatile memory system (e.g., flash memory system). The system can include multiple subsystems and a controller for controlling the subsystems. Each subsystem may have a current profile that is peaky. Thus, the controller may control the peak power of the system by, for example, limiting the number of subsystems that can perform power-intensive operations at the same time or by aiding a subsystem in determining the peak power that the subsystem may consume at any given time. | 04-24-2014 |
20140192599 | TEST PARTITIONING FOR A NON-VOLATILE MEMORY - Systems and methods are provided for testing a non-volatile memory, such as a flash memory. The non-volatile memory may be virtually partitioned into a test region and a general purpose region. A test application may be stored in the general purpose region, and the test application can be executed to run a test of the memory locations in the test region. The results of the test may be stored in the general purpose region. At the completion of the test, the test results may be provided from the general purpose region and displayed to a user. The virtual partitions may be removed prior to shipping the electronic device for distribution. | 07-10-2014 |
20140281588 | GENERATING EFFICIENT READS FOR A SYSTEM HAVING NON-VOLATILE MEMORY - Systems and methods are disclosed for generating efficient reads for a system having non-volatile memory (“NVM”). A read command can be separated by a host processor of the system into two phases: a) transmitting a command to a storage processor of the system, where the command is associated with one or more logical addresses, and b) generating data transfer information. The host processor can generate the data transfer information while the storage processor is processing the command from the host processor. Once the data transfer information has been generated and data has been read from the NVM, the data can be transferred. | 09-18-2014 |
20140344609 | DYNAMIC ALLOCATION OF POWER BUDGET FOR A SYSTEM HAVING NON-VOLATILE MEMORY - Systems and methods are disclosed for dynamically allocating power for a system having non-volatile memory. A power budgeting manager of a system can determine if the total amount of power available for the system is below a pre-determined power level (e.g., a low power state). While the system is operating in the low power state, the power budgeting manager can dynamically allocate power among various components of the system (e.g., a processor and non-volatile memory). | 11-20-2014 |
20160092110 | SYSTEMS AND METHODS FOR CONFIGURING NON-VOLATILE MEMORY - Systems and methods are disclosed for configuring a non-volatile memory (“NVM”). In some embodiments, each block of the NVM can include a block table-of-contents (“TOC”), which can be encoded (e.g., run-length encoded) and dynamically-sized. Thus, as user data is being programmed to a block, the size of a block TOC can be concurrently recalculated and increased only if necessary. In some embodiments, the NVM interface can use a weave sequence stored in the context information and at least one weave sequence associated with each page of a block to determine whether to replay across the pages of the block after system boot-up. | 03-31-2016 |
Pinchas Herman, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20140063721 | CHASSIS WITH SEPARATE THERMAL CHAMBER FOR SOLID STATE MEMORY - A chassis for a network storage system contains a first thermal chamber that houses conventional electronic components and a second thermal chamber that houses non-volatile solid state memory such as flash memory. A cooling system keeps the electronics in first thermal chamber below their maximum junction temperature. Meanwhile, a temperature regulating system maintains the solid state memory in the second thermal chamber within a range of a preferred operating temperature selected to extend the lifetime and/or improve the reliability of the solid state memory. Thus, the chassis provides dual zone temperature control to improve performance of the network storage system. | 03-06-2014 |
20140063722 | MOTHERBOARD WITH CARD GUIDE CUTOUTS - A system for mounting a flash blade in a storage system includes a motherboard with a series of card guide cutouts for aligning flash blades. A flash blade can be aligned perpendicular to the motherboard and aligned parallel to adjacent flash blades by inserting the flash blade into one of the card guide cutouts and connecting the flash blade to a connector at one end of the cutout. This beneficially aligns the flash blade while making efficient use of the available vertical space within a chassis. The flash blade can also extend through the cutout to the other side of the motherboard. The efficient use of vertical space enables an increase in the number of solid state memory can be added to the flash blade relative to conventional designs, thereby improving capacity. | 03-06-2014 |
20140268536 | HIGH DENSITY SERVER STORAGE UNIT - A rack mountable 1U storage unit includes a plurality of memory modules arranged in two groups. The storage unit also has control circuitry. The memory modules have a dedicated exhaust channel to draw heat away from the memory modules. The exhaust channel for the memory modules is disposed over and is physically separated from the exhaust channel for the control circuitry. The storage unit can accommodate up to 42 memory modules due to a unique method of placing the individual memory modules. | 09-18-2014 |
20150077922 | HIGH CAPACITY STORAGE UNIT - A rack mountable 10U storage unit includes a plurality of memory modules arranged in multiple rows. The storage unit also has control circuitry. Each of the memory modules have multiple heating zones and a heat spreader coupled to it. The memory modules may have heat spreaders having differing thermal dissipation capacity coupled to them. The storage unit can accommodate up to 120 memory modules due to a unique method of placing the individual memory modules. | 03-19-2015 |
20150138716 | SYSTEMS AND METHODS FOR PACKAGING HIGH DENSITY SSDS - In various embodiments, a high-density solid-state storage unit includes a base section and a cassette section having plurality of flash cards. The cassette section can be removably attached to the base section to provide security of data stored on the plurality of flash cards. The cassette section provides for physical security of the flash cards in part through packaging of the enclosure and energy transfer to the base station. The cassette section further provides for security of the data stored on the flash cards in part through a trusted platform module (TPM) embodied as a removable module connected to a universal serial bus (USB) style connector. | 05-21-2015 |
20150138717 | SYSTEMS AND METHODS FOR SECURING HIGH DENSITY SSDS - In various embodiments, a high-density solid-state storage unit includes a base section and a cassette section having plurality of flash cards. The cassette section can be removably attached to the base section to provide security of data stored on the plurality of flash cards. The cassette section provides for physical security of the flash cards in part through packaging of the enclosure and energy transfer to the base station. The cassette section further provides for security of the data stored on the flash cards in part through a trusted platform module (TPM) embodied as a removable module connected to a universal serial bus (USB) style connector. | 05-21-2015 |
Ray Herman, Pls. Vrds. Est., CA US
Patent application number | Description | Published |
---|---|---|
20080197933 | METHOD OF ELIMINATING TEMPERATURE INDUCED BAND SWITCHING IN ULTRA WIDEBAND VOLTAGE CONTROLLED OSCILLATOR - A method and a voltage-controlled oscillator provide an output signal with a frequency within one of a plurality of frequency bands, while reducing or eliminating temperature-induced band-switching or other drifts in operating frequency. The band-switching is reduced or eliminated by providing a circuit that adjusts a tuning sensitivity according to a calibration performed under test conditions. For example, such a voltage-controlled oscillator may include (a) a digitally controlled variable current source for providing a first control current to select one of the frequency bands for the voltage-controlled oscillator; (b) a variable transconductance circuit providing a second control current to compensate a variation in operating frequency; and (c) a control circuit for varying the frequency of the output signal in accordance with the first and second control signals. The variable transconductance circuit may be programmable by selectively activating elements of an array of varactor circuits, according to a capacitance associated with each varactor circuit. The capacitance associated with each varactor circuit is binary weighted. | 08-21-2008 |
Ross Michael Herman, Riverside, CA US
Patent application number | Description | Published |
---|---|---|
20140256962 | Production and use of 1,2,4-trioxolane compounds, ozonides, with bleaching properties for the whitening of teeth, skin, and hair - Stable, bio-compatible, 1,2,4-Trioxolane compounds are produced and applied to living tissue, teeth, and hair, for the cosmetic purpose of bleaching or whitening. | 09-11-2014 |
Thomas Herman, Manhattan Beach, CA US
Patent application number | Description | Published |
---|---|---|
20090039392 | III-NITRIDE POWER SEMICONDUCTOR DEVICE - A III-nitride power semiconductor device that includes a two dimensional electron gas having a reduced charge region under the gate thereof. | 02-12-2009 |
20140038391 | III-Nitride Wafer Fabrication - A method for fabrication of a III-nitride film over a silicon wafer that includes forming control joints to allow for overall stress relief in the III-nitride film during the growth thereof. | 02-06-2014 |