Patent application number | Description | Published |
20090006902 | METHODS, SYSTEMS, AND COMPUTER PROGRAM PRODUCTS FOR REPORTING FRU FAILURES IN STORAGE DEVICE ENCLOSURES - Monitoring a plurality of field-replaceable units (FRUs) in an enclosure using two or more microcontroller-equipped power supplies to detect an FRU failure. Upon detection of an FRU failure, a first signal indicative of the failure is communicated from at least one of the microcontroller-equipped power supplies to one or more small computer system interface (SCSI) repeaters over an I | 01-01-2009 |
20090063811 | System for Data Processing Using a Multi-Tiered Full-Graph Interconnect Architecture - A system is provided for implementing a multi-tiered full-graph interconnect architecture. In order to implement a multi-tiered full-graph interconnect architecture, a plurality of processors are coupled to one another to create a plurality of processor books. The plurality of processor books are coupled together to create a plurality of supernodes. Then, the plurality of supernodes are coupled together to create the multi-tiered full-graph interconnect architecture. Data is then transmitted from one processor to another within the multi-tiered full-graph interconnect architecture based on an addressing scheme that specifies at least a supernode and a processor book associated with a target processor to which the data is to be transmitted. | 03-05-2009 |
20090064139 | Method for Data Processing Using a Multi-Tiered Full-Graph Interconnect Architecture - A method is provided for implementing a multi-tiered full-graph interconnect architecture. In order to implement a multi-tiered full-graph interconnect architecture, a plurality of processors are coupled to one another to create a plurality of processor books. The plurality of processor books are coupled together to create a plurality of supernodes. Then, the plurality of supernodes are coupled together to create the multi-tiered full-graph interconnect architecture. Data is then transmitted from one processor to another within the multi-tiered full-graph interconnect architecture based on an addressing scheme that specifies at least a supernode and a processor book associated with a target processor to which the data is to be transmitted. | 03-05-2009 |
20090126909 | SYSTEM AND METHOD FOR FACILITATING COOLING OF A LIQUID-COOLED ELECTRONICS RACK - Systems and methods are provided for cooling an electronics rack, which includes a heat-generating electronics subsystem across which air flows from an air inlet to an air outlet side of the rack. First and second modular cooling units (MCUs) are associated with the rack and configured to provide system coolant to the electronics subsystem for cooling thereof. System coolant supply and return manifolds are in fluid communication with the MCUs for facilitating providing of system coolant to the electronics subsystem, and to an air-to-liquid heat exchanger associated with the rack for cooling air passing through the rack. A controller monitors the system coolant and automatically shuts off flow of system coolant through the heat exchanger, using at least one isolation valve, upon detection of failure at one of the MCUs, while allowing the remaining operational MCU to provide system coolant to the electronics subsystem for liquid cooling thereof. | 05-21-2009 |
20090198837 | System and Method for Providing Remotely Coupled I/O Adapters - A heterogeneous processing element model is provided where I/O devices look and act like processors. In order to be treated like a processor, an I/O processing element, or other special purpose processing element, must follow some rules and have some characteristics of a processor, such as address translation, security, interrupt handling, and exception processing, for example. The heterogeneous processing element model abstracts an I/O device such that communication intended for the I/O device may be packetized and sent over a network. Thus, a virtualization platform may packetize communication intended for a remotely located I/O device and transmit the packetized communication over a distance, rather than having to make a call to a library, call a device driver, pin memory, and so forth. | 08-06-2009 |
20090198916 | Method and Apparatus for Supporting Low-Overhead Memory Locks Within a Multiprocessor System - A method for supporting low-overhead memory locks within a multi-processor system is disclosed. A lock control section is initially assigned to a data block within a system memory of the multiprocessor system. In response to a request for accessing the data block by a processing unit within the multiprocessor system, a determination is made by a memory controller whether or not the lock control section of the data block has been set. If the lock control section of the data block has been set, the request for accessing the data block is ignored. Otherwise, if the lock control section of the data block has not been set, the lock control section of the data block is set, and the request for accessing the data block is allowed. | 08-06-2009 |
20090198951 | Full Virtualization of Resources Across an IP Interconnect - An addressing model is provided where all resources, including memory and devices, are addressed with internet protocol (IP) addresses. A task, such as an application, may be assigned a range of IP addresses rather than an effective address range. Thus, a processing element, such as an I/O adapter or even a printer, for example, may also be addressed using IP addresses without the need for library calls, device drivers, pinning memory, and so forth. This addressing model also provides full virtualization of resources across an IP interconnect, allowing a process to access an I/O device across a network. | 08-06-2009 |
20090198953 | Full Virtualization of Resources Across an IP Interconnect Using Page Frame Table - An addressing model is provided where devices, including I/O devices, are addressed with internet protocol (IP) addresses, which are considered part of the virtual address space. A task, such as an application, may be assigned an effective address range, which corresponds to addresses in the virtual address space. The virtual address space is expanded to include Internet protocol addresses. Thus, the page frame tables are also modified to include entries for IP addresses and additional properties for devices and I/O. Thus, a processing element, such as an I/O adapter or even a printer, for example, may also be addressed using IP addresses without the need for library calls, device drivers, pinning memory, and so forth. This addressing model also provides full virtualization of resources across an IP interconnect, allowing a process to access an I/O device across a network. | 08-06-2009 |
20090198956 | System and Method for Data Processing Using a Low-Cost Two-Tier Full-Graph Interconnect Architecture - A system and method are provided for implementing a two-tier full-graph interconnect architecture. In order to implement a two-tier full-graph interconnect architecture, a plurality of processors are coupled to one another to create a plurality of supernodes. Then, the plurality of supernodes are coupled together to create the two-tier full-graph interconnect architecture. Data is then transmitted from one processor to another within the two-tier full-graph interconnect architecture based on an addressing scheme that specifies at least a supernode and a processor chip identifier associated with a target processor to which the data is to be transmitted. | 08-06-2009 |
20090204960 | SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR ACCESSING A MEMORY SPACE ALLOCATED TO A VIRTUAL MACHINE - A method for accessing a memory space allocated to a virtual machine, the method includes: receiving a request from the virtual machine to generate, for another virtual machine, a memory credential associated with a certain memory space allocated to the virtual machine; generating, in response to the request, a cryptographically signed credential; sending the cryptographically signed credential to the other virtual machine; receiving from the other virtual machine an access request to access at least one memory entry within the certain memory space; and accessing the at least one memory entry, if the access request complies with the memory credential. | 08-13-2009 |
20100067193 | CONVERGENCE OF AIR WATER COOLING OF AN ELECTRONICS RACK AND A COMPUTER ROOM IN A SINGLE UNIT - Systems and methods are provided for cooling an electronics rack and a computer room from a single unit, which includes a heat-generating electronics subsystem across which air flows from an air inlet to an air outlet side of the rack. First and second modular cooling units (MCUs) are associated with the rack and configured to provide system coolant to the electronics subsystem for cooling thereof. System coolant supply and return manifolds are in fluid communication with the MCUs for facilitating providing of system coolant to the electronics subsystem, and to an air-to-liquid heat exchanger associated with the rack for exclusively cooling air passing through the rack, as well as conditioning the ambient air of the computer room. Such cooling is exclusive of an outside-of-rack conditioned air unit. | 03-18-2010 |
20100122011 | Method and Apparatus for Supporting Multiple High Bandwidth I/O Controllers on a Single Chip - An integrated processor design includes physical interface macros supporting heterogeneous electrical properties. The processor design comprises a plurality of processing cores and a plurality of physical interfaces to connect to a memory interface, a peripheral component interconnect express (PCI Express or PCIe) interface for input/output, an Ethernet interface for network communication, and/or a serial attached SCSI (SAS) interface for storage. Each physical interface may be programmatically connected to a selected interface controller, such as a memory controller, a PCI Express controller, or an Ethernet controller, for example. A plurality of such controllers may be connected to a switch within the processor design, with the switch also being connected to each physical interface macro. Thus, the physical interface macros may be programmatically connected to a subset of the plurality of controllers. | 05-13-2010 |
20100122107 | Physical Interface Macros (PHYS) Supporting Heterogeneous Electrical Properties - An integrated processor design includes physical interface macros supporting heterogeneous electrical properties. The processor design comprises a plurality of processing cores and a plurality of physical interfaces to connect to a memory interface, a peripheral component interconnect express (PCI Express or PCIe) interface for input/output, an Ethernet interface for network communication, and/or a serial attached SCSI (SAS) interface for storage. | 05-13-2010 |
20100263855 | ENVIRONMENTAL CONTROL OF LIQUID COOLED ELECTRONICS - A method, system, and computer program product are provided for controlling liquid-cooled electronics, which includes measuring a first set point temperature, T | 10-21-2010 |
20100275064 | CONFIGURATION VALIDATION SYSTEM FOR COMPUTER CLUSTERS - A method of validating a configuration of a computer clusters includes transmitting a first neighbor identification to a first flexible service processor (FSP) arranged in the first computer cluster and a second neighbor identification to a second FSP arranged in the second computer cluster, connecting a first end of a cable to a first transceiver arranged in the first cluster and connecting a second end of the cable to a second transceiver arranged in the second cluster. The first neighbor identification is passed from the first transceiver to the second computer cluster and the second neighbor identification is passed from the second transceiver toward the first computer cluster. The first neighbor identification is compared with a desired first neighbor identification to establish a first comparison result, and the second neighbor identification is compared with a desired second neighbor identification to establish a second comparison result and a notice is generated. | 10-28-2010 |
20100275071 | VALIDATION OF COMPUTER INTERCONNECTS - A method of validating multi-cluster computer interconnects includes calculating a cable interconnect table associated with the multi-cluster computer, and distributing the cable interconnect table to a first transceiver in the first computer cluster and a second transceiver in the second computer cluster. The method also includes connecting a first end of a cable to the first transceiver and a second end of the cable to the second transceiver, transmitting a first neighbor identification from the first cluster to the second cluster, and a second neighbor identification from the second cluster to the first cluster, comparing the first neighbor identification with a desired first neighbor identification from the cable interconnect table to establish a first comparison result and the second neighbor identification with a desired second identification from the cable interconnect table to establish a second comparison result, and generating an alert based on the first and second comparison results. | 10-28-2010 |
20110228475 | ENCLOSURE WITH CONCURRENTLY MAINTAINABLE FIELD REPLACEABLE UNITS - An electronic system enclosure including cooling units to regulate temperature of electrical components therein. In one embodiment, the electronic system enclosure includes field replaceable units which facilitate concurrent maintenance. In this embodiment, air pressure within the electronic system enclosure is maintained while a field replaceable unit is removed. Also in this embodiment, cooling of the remaining electrical components of the electronic system enclosure is continued during removal of a field replaceable unit. | 09-22-2011 |
20110231689 | LOAD SHEDDING DURING EMERGENCY POWER OFF EVENT - A method, apparatus, and computer program product for load shedding during an emergency power off event. In one embodiment, power is supplied from a main power source to a plurality of electrical loads within a device enclosure. Power loss is detected from the main power source. Upon detecting the power loss, at least one of the electrical loads is disconnected from a supplemental power source such that power to at least one remaining load connected to the supplemental power source is sustained by the supplementary power source. | 09-22-2011 |
20110261526 | INPUT/OUTPUT AND DISK EXPANSION SUBSYSTEM FOR AN ELECTRONICS RACK - An input/output (I/O) and disk expansion subsystem is provided for an electronics rack which provides expanded I/O and/or disk storage capabilities to electronic subsystems of the rack. The expansion subsystem includes a subsystem enclosure having first and second sides in opposing relation, with the first side accessible through a front of the rack and the second accessible through a back of the rack when the enclosure resides within the rack. A plurality of field-replaceable units reside within the subsystem enclosure, and are accessible and removable through the first or second sides of the enclosure without removing the enclosure from the rack. The field-replaceable units include an input/output adapter cage(s), a storage device cage, power and control supplies, fan assemblies, and a midplane connector assembly. The adapter cage, storage device cage, and power and control supply dock to and are electrically interconnected by the midplane connector assembly. | 10-27-2011 |
20120159486 | SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR ACCESSING A MEMORY SPACE ALLOCATED TO A VIRTUAL MACHINE - A method for accessing a memory space allocated to a virtual machine, the method includes: receiving a request from the virtual machine to generate, for another virtual machine, a memory credential associated with a certain memory space allocated to the virtual machine; generating, in response to the request, a cryptographically signed credential; sending the cryptographically signed credential to the other virtual machine; receiving from the other virtual machine an access request to access at least one memory entry within the certain memory space; and accessing the at least one memory entry, if the access request complies with the memory credential. | 06-21-2012 |
20120273185 | ENVIRONMENTAL CONTROL OF LIQUID COOLED ELECTRONICS - A method, system, and computer program product are provided for controlling liquid-cooled electronics, which includes measuring a first set point temperature, T | 11-01-2012 |
20120308294 | SHAPE MEMORY ALLOY LOCKING MECHANISM - A hardware retention mechanism comprising a frame including a first guide shoulder and a pivot point; an actuator arm including a first guide post; and a first shape memory alloy wire strung between the first guide shoulder and the first guide post that rotates the actuator arm between a locked position and an unlocked position. The actuator arm is rotatable around the pivot point between a locked position and an unlocked position. In some embodiments, the frame may further comprise a second guide shoulder, the actuator arm may further comprise a second guide post, and a second shape memory alloy wire may be strung between the second guide shoulder and the second guide post that rotates the actuator arm between an unlocked position and a locked position. | 12-06-2012 |
20140338325 | SHAPE MEMORY ALLOY LOCKING MECHANISM - A hardware retention mechanism comprising a frame including a first guide shoulder and a pivot point; an actuator arm including a first guide post; and a first shape memory alloy wire strung between the first guide shoulder and the first guide post that rotates the actuator arm between a locked position and an unlocked position. The actuator arm is rotatable around the pivot point between a locked position and an unlocked position. In some embodiments, the frame may further comprise a second guide shoulder, the actuator arm may further comprise a second guide post, and a second shape memory alloy wire may be strung between the second guide shoulder and the second guide post that rotates the actuator arm between an unlocked position and a locked position. | 11-20-2014 |