Patent application number | Description | Published |
20080218231 | MULTIPLE OUTPUT TIME-TO-DIGITAL CONVERTER - A differential line compensation apparatus, semiconductor chip and system are disclosed. | 09-11-2008 |
20090108933 | Compensation For Amplifiers Driving A Capacitive Load - This disclosure relates to load compensating multi-stage amplifier structures at an output of one of the amplifier stages. | 04-30-2009 |
20090243670 | SELF-REGULATED CHARGE PUMP WITH LOOP FILTER - One embodiment described is a charge pump arrangement that includes at least one input node and two output nodes. A regulator is included to regulate at least one of the two output nodes, the regulator is decoupled from one of the two output nodes, and the regulator has at least one input coupled directly to virtual ground. | 10-01-2009 |
20090243671 | DISTURBANCE SUPPRESSION CAPABLE CHARGE PUMP - One embodiment described is charge pump arrangement that includes a regulator to regulate signals associated with two output nodes. A switching mechanism may be coupled to the regulator. The switching mechanism is to interrupt the regulator. | 10-01-2009 |
20100035571 | Up-Conversion Mixer with Signal Processing - Systems and methods for implementing an up-conversion mixer with signal processing are disclosed. | 02-11-2010 |
20100035572 | Down-Conversion Mixer With Signal Processing - Systems and methods for implementing a down-conversion mixer with signal processing are disclosed. | 02-11-2010 |
20100201446 | Class AB Output Stage - The present disclosure relates to a class AB amplifier output stage. | 08-12-2010 |
20100253430 | CONSTANT GAIN CONTROL FOR MULTISTAGE AMPLIFIERS - This disclosure relates to maintaining constant gain within multi-stage amplifiers. | 10-07-2010 |
20100308906 | Impedance Transformation With Transistor Circuits - The present disclosure relates to impedance transformation with transistor circuits. | 12-09-2010 |
20110169555 | Mitigating Side Effects Of Impedance Transformation Circuits - The present disclosure relates to mitigating side effects of impedance transformation circuits. | 07-14-2011 |
20110273230 | CLASS AB OUTPUT STAGE - This disclosure describes at least one class AB amplifier output stage circuit arrangement that can operate at low supply voltages, with minimum current generated. Furthermore, at least one class AB amplifier stage circuit arrangement described herein reacts favorably to a supply voltage, that is, exhibits a good power supply rejection ratio. Moreover, this disclosure describes class AB amplifier output stage circuit arrangements that include a negative channel metal oxide semiconductor (NMOS) transistor current mirror arrangement and a positive channel metal oxide semiconductor (PMOS) transistor current mirror arrangement. In some implementations, a monitoring circuit may be coupled to a class AB amplifier output stage circuit arrangement to offset mismatch that may occur in the class AB amplifier output stage. | 11-10-2011 |
20110279174 | IMPEDANCE TRANSFORMATION WITH TRANSISTOR CIRCUITS - In one implementation, an apparatus may include a first negative channel metal oxide semiconductor (NMOS) transistor circuit coupled to a first voltage source, a second NMOS transistor circuit coupled to the first voltage source, the second NMOS transistor circuit having a smaller channel width to channel length ratio than the first NMOS transistor circuit, a first positive channel metal oxide semiconductor (PMOS) transistor circuit coupled to a second voltage source and coupled to the second NMOS transistor circuit, and a second PMOS transistor circuit coupled to the second voltage source, the second PMOS transistor circuit having a larger channel width to channel length ratio than the first PMOS transistor circuit. | 11-17-2011 |
20120038419 | MITIGATING SIDE EFFECTS OF IMPEDANCE TRANSFORMATION CIRCUITS - Implementations to mitigating side effects of impedance transformation circuits are described. In particular, mitigation circuitry may be coupled to a high impedance circuit to minimize or eliminate non-linear output of the high impedance circuit in order to provide a well-defined bias voltage to the input of a buffer or amplifier device coupled to a capacitive sensor. Additionally, the mitigation circuitry may be coupled to the high impedance circuit to reduce or eliminate rectifying effects of the high impedance circuit. Accordingly, a bias voltage can be utilized to provide a stable operating point of the buffer or amplifier device via a high impedance circuit utilizing one or more impedance transformations. | 02-16-2012 |
20120062204 | Digital Voltage Converter Using A Tracking ADC - The disclosed DC-to-DC converter circuit comprises a tracking ADC configured to drive a DC-to-DC converter. In particular, the tracking ADC is configured to receive an analog feedback voltage from the output of the DC-to-DC converter. The analog feedback voltage is compared to an analog reference voltage and based upon the comparison a digital ADC output signal, comprising a digital code, is generated to drive the DC-to-DC converter. The digital ADC output signal is received by the DC-to-DC converter, which is configured to compare the digital code to a target code value. Based upon this comparison, the digital signal drives operation of the DC-to-DC converter by indicating whether the output of the DC-to-DC converter will be adjusted (e.g., by telling the DC-to-DC converter to increase its output voltage, to decrease its output voltage, or to keep its output voltage the same). Other systems and methods are also disclosed. | 03-15-2012 |
20120081166 | Level Shifter Circuits and Methods - Some embodiments of the present disclosure relate to a level shifter that provides improved response time and/or low static power dissipation compared to conventional level shifters. In some embodiments, a level shifter circuit includes an input terminal coupled to a first semiconductor device, and an output terminal coupled to a second semiconductor device. The first semiconductor device is designed to operate over a first voltage range associated with an input signal, and the second semiconductor device is designed to operate over a second, different voltage range associated with an latched output signal. To transform the input voltage range to the output voltage range, the level shifter circuit includes a signal analyzer and an output latch, wherein the signal analyzer includes at least one state change element for setting a voltage level of the latched output signal. | 04-05-2012 |
20120133397 | System and Method for Driving a Switch - In accordance with an embodiment, a circuit for driving a switch includes a driver circuit. The driver circuit includes a first output configured to be coupled to a gate of the JFET, a second output configured to be coupled to a gate of the MOSFET, a first power supply node, and a bias input configured to be coupled to the common node. The switch to be driven includes a JFET coupled to a MOSFET at a common node. | 05-31-2012 |
20120133398 | System and Method for Driving a Cascode Switch - In accordance with an embodiment, a method of driving switches includes sensing a control node of a first switch, sensing a control node of a second switch, and driving the control node of the first switch to a first active state after the control node of the second switch transitions to a second active state. The method also includes driving the control node of the second switch to a second inactive state after the control node of the first switch transitions to a first inactive state. Driving the control node of the first switch is based on sensing the control node of the second switch, and driving the control node of the second switch is based on based on sensing the control node of the first switch. | 05-31-2012 |
20120133420 | System and Method for Bootstrapping a Switch Driver - In accordance with an embodiment, a driver circuit includes a low-side driver having a first output configured to be coupled to a control node of a first semiconductor switch, and a reference input configured to be coupled to a reference node of the first semiconductor switch. The low-side driver also includes a first capacitor coupled between an output node of the first semiconductor switch and a first node, a first diode coupled between the first node and a first power input of the driver, and a second capacitor coupled between the first power input of the low-side driver and the reference node of the first semiconductor switch. | 05-31-2012 |
20130293268 | System and Method for Driving a Switch - In accordance with an embodiment, a circuit for driving a switch includes a driver circuit. The driver circuit includes a first output configured to be coupled to a gate of the JFET, a second output configured to be coupled to a gate of the MOSFET, a first power supply node, and a bias input configured to be coupled to the common node. The switch to be driven includes a JFET coupled to a MOSFET at a common node. | 11-07-2013 |
20140035626 | System and Method for Bootstrapping a Switch Driver - In accordance with an embodiment, a driver circuit includes a low-side driver having a first output configured to be coupled to a control node of a first semiconductor switch, and a reference input configured to be coupled to a reference node of the first semiconductor switch. The low-side driver also includes a first capacitor coupled between an output node of the first semiconductor switch and a first node, a first diode coupled between the first node and a first power input of the driver, and a second capacitor coupled between the first power input of the low-side driver and the reference node of the first semiconductor switch. | 02-06-2014 |
20140077882 | System and Method for a Programmable Gain Amplifier - In accordance with an embodiment, a system includes a programmable gain amplifier having a switchable feedback capacitor coupled in parallel with a first capacitor and a controller. The controller is configured to couple the feedback capacitor between an input node of the programmable gain amplifier and an output node of the programmable gain amplifier in a first gain setting, and switch a first terminal of the feedback capacitor from the output of the programmable gain amplifier to a reference node while a second terminal of the feedback capacitor remains coupled to the input node of the programmable gain amplifier for a first time period when transitioning from the first gain setting to a second gain setting. | 03-20-2014 |
20140132347 | LINEARIZED HIGH-OHMIC RESISTOR - Representative implementations of devices and techniques provide a linearized high-ohmic resistor. In an example, a quantity of serially connected nonlinear impedances is arranged as a resistance. In one example, the quantity of impedances is applied in an amplifier circuit, between an input of the amplifier and an output of the amplifier, and arranged to set a DC operating point for the amplifier. | 05-15-2014 |
20140139289 | SENSOR SIGNAL PROCESSING USING TRANSLINEAR MESH - Apparatuses and methods are described where input signals are supplied to a translinear mesh. In some embodiments an output of the translinear mesh is regulated to a desired value. | 05-22-2014 |
20140247177 | DATA CONVERSION WITH REDUNDANT SPLIT-CAPACITOR ARRANGEMENT - Representative implementations of devices and techniques provide analog to digital conversion of time-discrete analog inputs. A redundant split-capacitor arrangement using a successive approximation technique can provide a fast and power efficient ADC. For example, a successive approximation capacitor arrangement may include multiple arrays with non-binary bit weights. | 09-04-2014 |
20140266260 | Apparatus and a Method for Generating a Sensor Signal Indicating Information on a Capacitance of a Variable Capacitor Comprising a Variable Capacitance - An apparatus for generating a sensor signal indicating information on a capacitance of a variable capacitor including a variable capacitance includes a sensor unit and a compensation unit. The sensor unit is configured to generate a sensor signal indicating information on a varying current flowing through a connection between the sensor unit and the variable capacitor caused by a variation of the capacitance of the variable capacitor while the variable capacitor is biased by a predefined bias voltage. Further, the compensation unit is configured to influence the sensor signal or to provide a compensation signal capable of influencing the sensor signal so that the sensor signal includes less nonlinear signal portions than a sensor signal without the influence of the compensation unit or the compensation signal. | 09-18-2014 |