Coyne
David Coyne, Glenrothes GB
Patent application number | Description | Published |
---|---|---|
20110260749 | SYNCHRONOUS LOGIC SYSTEM SECURED AGAINST SIDE-CHANNEL ATTACK - An improvement in the security of a logic system from attacks that observable features such as the power supply or electromagnetic radiation, so called, “side-channel attacks”. Specifically, the present invention comprises a technique and method for reducing ability to monitor the relationship between currents in the system and the data in the system by closing the overall clock eye diagram, whilst keeping the eye diagram for connected stages open. The degree of eye closure for connected pipeline stages allows the system to run closer to its maximum operating speed compared to the use of system wide clock jitter, yet the overall closure provides security that is absent from systems with a partially open eye. | 10-27-2011 |
20110285420 | LOGIC SYSTEM WITH RESISTANCE TO SIDE-CHANNEL ATTACK BY EXHIBITING A CLOSED CLOCK-DATA EYE DIAGRAM - An improvement in the security of a logic system by minimising observable features such as the power supply or electromagnetic radiation, so called, “side-channel attacks”. Specifically, the present invention comprises a technique and methods for reducing the ability of an intruder to monitor the relationship between currents in the system and the data in the system through the use of a randomised clock wherein the clock eye diagram is closed and without significant reduction in maximum operating speed compared to the reduction in maximum operating frequency that occurs when using conventional means of additive jitter. A system where the clock eye diagram is completely closed is provably more secure than systems where the clock eye diagram is partially open. | 11-24-2011 |
20110285421 | SYNCHRONOUS LOGIC SYSTEM SECURED AGAINST SIDE-CHANNEL ATTACK - An improvement in the security of a logic system from attacks that observable features such as the power supply or electromagnetic radiation, so called, “side-channel attacks”. Specifically, the present invention comprises a technique and method for reducing ability to monitor the relationship between currents in the system and the data in the system by closing the overall clock eye diagram, whilst keeping the eye diagram for connected stages open. The degree of eye closure for connected pipeline stages allows the system to run closer to its maximum operating speed compared to the use of system wide clock jitter, yet the overall closure provides security that is absent from systems with a partially open eye. | 11-24-2011 |
20110289593 | MEANS TO ENHANCE THE SECURITY OF DATA IN A COMMUNICATIONS CHANNEL - A technique and method for creating a provably secure communications channel between two devices making the observation, recovery and modification of the data within the communications channel difficult. Specifically, the present invention compromises a technique and method for protecting the data within a data channel where security must be assured. | 11-24-2011 |
20110299678 | SECURE MEANS FOR GENERATING A SPECIFIC KEY FROM UNRELATED PARAMETERS - A technique and method for improving the security of the usage of a key in devices or systems with modes of operation that must be secured whereby the key has multiple fields with timing information that must be matched to transitions of a randomly generated clock, the randomly generated clock derived from a fixed frequency clock, whereby tampering of the fixed frequency clock will result in detection of the security attack and exit from the secure mode of operation. | 12-08-2011 |
David Coyne, Fife GB
Patent application number | Description | Published |
---|---|---|
20090261872 | FAST, LOW POWER FORMATTER FOR AUTOMATIC TEST SYSTEM - Automated test equipment (ATE) used to test semiconductor components during the manufacturing process. The ATE generates and measures signals at test points of a device under test. The ATE includes a signal formatter with an SR latch having set and reset inputs each connected through or coupled to a number of signal channels. Each signal channel may receive a long pulse from a timing generator and generate a short pulse. Each signal channel has a current steering circuit that couples the short pulses to the set or reset ports of the latch. Because the outputs of each current steering circuit have a high impedance when not sending a pulse, multiplexing circuitry and/or circuitry to logically OR the outputs of separate signal channels are unnecessary. The hardware eliminated by this design simplifies and improves the ATE. Additionally, the latch can be set and reset in quick succession with good timing resolution. | 10-22-2009 |
Edward Coyne, Limerick IE
Patent application number | Description | Published |
---|---|---|
20120286325 | APPARATUS FOR ELECTROSTATIC DISCHARGE PROTECTION - An apparatus includes an electrostatic discharge (ESD) protection device. In one embodiment, the protection device electrically coupled between a first node and a second node of an internal circuit to be protected from transient electrical events. The protection device includes a bipolar device or a silicon-controlled rectifier (SCR). The bipolar device or SCR can have a modified structure or additional circuitry to have a selected holding voltage and/or trigger voltage to provide protection over the internal circuit. The additional circuitry can include one or more resistors, one or more diodes, and/or a timer circuit to adjust the trigger and/or holding voltages of the bipolar device or SCR to a desired level. The protection device can provide protection over a transient voltage that ranges, for example, from about 100 V to 330V. | 11-15-2012 |
20120286396 | APPARATUS FOR ELECTROSTATIC DISCHARGE PROTECTION - An apparatus includes an electrostatic discharge (ESD) protection device. In one embodiment, the protection device electrically coupled between a first node and a second node of an internal circuit to be protected from transient electrical events. The protection device includes a bipolar device or a silicon-controlled rectifier (SCR). The bipolar device or SCR can have a modified structure or additional circuitry to have a selected holding voltage and/or trigger voltage to provide protection over the internal circuit. The additional circuitry can include one or more resistors, one or more diodes, and/or a timer circuit to adjust the trigger and/or holding voltages of the bipolar device or SCR to a desired level. The protection device can provide protection over a transient voltage that ranges, for example, from about 100 V to 330V. | 11-15-2012 |
Edward Coyne, Ardrahan IE
Patent application number | Description | Published |
---|---|---|
20120286327 | OVERVOLTAGE AND/OR ELECTROSTATIC DISCHARGE PROTECTION DEVICE - An overvoltage protection device in combination with a filter, the overvoltage protection device having a first node for connection to a node to be protected, a second node for connection to a discharge node; and a control node; and wherein the filter comprises at least one of: (a) a capacitor connected between the first node and the discharge node; (b) a capacitor connected between the control node and the discharge node; or (c) an inductor in series connection with the first node. | 11-15-2012 |
20130099280 | OVERVOLTAGE AND/OR ELECTROSTATIC DISCHARGE PROTECTION DEVICE - An overvoltage protection devices operable to provide protection against overvoltage events of positive and negative polarity, comprising: an N P N semiconductor structure defining: a first N-type region; a first P-type region; and a second N-type region; wherein one of the first or second N-type regions is connected to a terminal, conductor or node that is to be protected against an overvoltage event, and the other one of the first or second N-type regions is connected to a reference, and wherein a field plate is in electrical contact with the first P-type region, and the field plate overlaps with but is isolated from portions of the first and second N type regions. | 04-25-2013 |
Edward J. Coyne, Limerick IE
Patent application number | Description | Published |
---|---|---|
20120063049 | JUNCTION FIELD EFFECT TRANSISTOR FOR VOLTAGE PROTECTION - Apparatus and methods are disclosed, such as those involving a junction field effect transistor for voltage protection. One such apparatus includes a protection circuit including an input, an output, and a JFET. The JFET has a source electrically coupled to the input, and a drain electrically coupled to the output, wherein the JFET has a pinch-off voltage (Vp) of greater than 2 V in magnitude. The apparatus further includes an internal circuit having an input configured to receive a signal from the output of the protection circuit. The protection circuit provides protection over the internal circuit from overvoltage and/or undervoltage conditions while having a reduced size compared to a JFET having a Vp of smaller than 2 V in magnitude. | 03-15-2012 |
Edward John Coyne, Athenry IE
Patent application number | Description | Published |
---|---|---|
20150014791 | SEMICONDUCTOR DEVICE, AND A METHOD OF IMPROVING BREAKDOWN VOLTAGE OF A SEMICONDUCTOR DEVICE - A semiconductor device having a first layer adjoining a semiconductor layer, and further comprising at least one field modification structure positioned such that, in use, a potential at the field modification structure causes an E-field vector at a region of an interface between the semiconductor and the first layer to be modified. | 01-15-2015 |
20150102391 | JUNCTION FIELD EFFECT TRANSISTOR, AND METHOD OF MANUFACTURE THEREOF - A method of forming a junction field effect transistor, the transistor comprising: a back gate; a channel; a top gate; a drain and a source in current flow with the channel; wherein the method comprises selecting a first channel dimension between the top gate and the back gate such that a significant current flow path in the channel occurs in a region of relatively low electric field strength. | 04-16-2015 |
Edward John Coyne, Galway IE
Patent application number | Description | Published |
---|---|---|
20150340440 | BIPOLAR TRANSISTOR - A modified bipolar transistor is provided which can provide improved gain, Early voltage, breakdown voltage and linearity over a finite range of collector voltages. It is known that the gain of a transistor can change with collector voltage. This document teaches a way of reducing this variation by providing structures for the depletion regions with the device to preferentially deplete with. As a result the transistor's response can be made more linear. | 11-26-2015 |
Julien Coyne, Den Haag NL
Patent application number | Description | Published |
---|---|---|
20130176535 | CONFOCAL LINE-SCANNING OPHTHALMOSCOPE - A line-scanning ophthalmoscope includes a light source to provide a light beam to an object of interest, a beam separating device to receive the light beam, provide the light beam to a scanning device and substantially separate the light beam and the returning light beam from the object of interest, a scanning device to direct the light beam to the object of interest for scanning the object of interest; to receive the light beam returning from the object of interest; and to direct at least part of the reflected light beam towards a detector; and a further scanning device to convert the light beam to a line-shaped light beam. | 07-11-2013 |
Michael L. Coyne, Mount Colah AU
Patent application number | Description | Published |
---|---|---|
20120089384 | HISTORIC STORAGE OF DUAL LAYER POWER GRID CONNECTIVITY MODEL - A power grid model system, method and computer program product which includes a switching state processor, a topological processor, an equipment update processor, and a historic power grid model for a power grid. The historic power grid model has an equipment layer and a topology layer. Responsive to a switch operated in a power grid, the switching state processor is notified of the operated switch, notifies the topological processor of the operated switch and notifies the power grid model for updating of the historic power grid model; and the topological processor determines the extent of the update of the power grid model, parses through details of the equipment layer and updates the topology layer in the power grid model. Responsive to an equipment update to the power grid, the equipment update processor is notified, updates the historic power grid model and notifies the topological processor of the equipment update; and the topological processor determines the extent of the update in the historic power grid model, parses through details of the equipment layer and updates the topology layer in the historic power grid model. | 04-12-2012 |
20120253540 | ENERGY GRID DEVICE COMMISSIONING METHOD AND SYSTEM - A commissioning method and system. The method includes receiving details of a configuring process enabled by a power grid monitoring/control device associated with a power grid network topology comprising monitoring points associated and a power distribution grid. The power grid network topology is validated with respect to a configuration of measurement types, event types, and controls of the power distribution grid. Network point identifiers for each of the monitoring points are retrieved and a mapping report associating the power grid monitoring/control device with the power grid network topology using the network point identifiers is generated. The power grid monitoring/control device is registered for remote operation functionality and multiple grid events. The power grid monitoring/control device is commissioned into the power distribution grid. | 10-04-2012 |
20140207295 | ENERGY GRID DEVICE COMMISSIONING - A commissioning method and system. The method includes receiving details of a configuring process enabled by a power grid monitoring/control device associated with a power grid network topology comprising monitoring points associated and a power distribution grid. The power grid network topology is validated with respect to a configuration of measurement types, event types, and controls of the power distribution grid. Network point identifiers for each of the monitoring points are retrieved and a mapping report associating the power grid monitoring/control device with the power grid network topology using the network point identifiers is generated. The power grid monitoring/control device is registered for remote operation functionality and multiple grid events. The power grid monitoring/control device is commissioned into the power distribution grid. | 07-24-2014 |
Patricia Coyne, Toronto CA
Patent application number | Description | Published |
---|---|---|
20110197338 | Glove for drying hair (EHO 09204) - A glove to be worn by a hairdresser during a hair drying operation. The glove is made from a hydrophilic material, for instance a single layer of a micro fibre material which has a high affinity for moisture. The material has less affinity (less oleophilic) for the treatment and styling materials usually applied to the hair during a washing operation. The hairdresser or the wearer of the glove contacts the wet hair and repeatedly (with the glove(s)) during a hair drying operation in the absence of any additional heat and is fully aware of the degree to which the wet hair has been dried because the user's hand is not shielded by any intermediate material between the hydrophilic material used in the construction of the glove and which dries the hair. Because of this, the user is able to tell how the drying operation is progressing. | 08-18-2011 |
Paul Coyne, Doha QA
Patent application number | Description | Published |
---|---|---|
20130198181 | Summarising a Set of Articles - A computer-implemented method for summarising a set of articles relating to a topic, comprises using metadata of respective articles in the set to generate multiple subsets of articles, each article within a subset linked by a common article parameter, summarising content of the articles in a subset by extracting key phrases from constituent articles, editing extracted summaries for respective ones of the subsets of articles according to a predetermined optimisation goal to generate an article review for the topic. | 08-01-2013 |