Costa, CA
Antonio Bernardo Monteiro Costa, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20140101592 | Grouping of Cards by Time Periods and Content Types - Methods, apparatus, and computer-readable media are described herein related to a user interface (UI) for a computing device, such as head-mountable device (HMD). The UI allows a user of the HMD to navigate through a timeline of ordered screens or cards shown on the graphic display of the HMD. The cards on the timeline may be chronologically ordered based on times associated with each card. Numerous cards may be added to the timeline such that a user may scroll through the timeline to search for a specific card. The HMD may be configured to group cards on the timeline. The cards may be grouped by multiple time periods and by various content types within each respective time period. The cards may also be grouped based on durations between the present/on-going time period and each respective time period. | 04-10-2014 |
20140101608 | User Interfaces for Head-Mountable Devices - Methods, apparatus, and computer-readable media are described herein related to a user interface (UI) for a head-mountable device (HMD). A computing device, such as an HMD, can display at least a portion of a first linear arrangement of cards. The first linear arrangement can include an ordered plurality of cards that can include an actionable card and a bundle card that can correspond to a group of cards. A moveable selection region can be displayed. A given card can be selected by aligning the selection region with the given card. After selection of a bundle card, the computing device can display a second linear arrangement of cards that includes a portion of the corresponding group of cards. After selection of an actionable card, the computing device can display a third linear arrangement of cards that includes action card(s) selectable to perform action(s) based on the actionable card. | 04-10-2014 |
20140343850 | PREDICTIVE TRANSIT CALCULATIONS - A computing device is described that determines an exit location at which a user of a computing device exited a stop associated with a transportation service. The computing device determines a predicted duration of travel by the user from a current location of the computing device to the exit location at which the user exited the stop associated with the transportation service. The computing device outputs, for display, a notification based at least in part on the predicted duration. | 11-20-2014 |
20150185016 | PREDICTIVE TRANSIT CALCULATIONS - A computing device is described that determines an exit location at which a user of a computing device exited a stop associated with a transportation service. The computing device determines a predicted duration of travel by the user from a current location of the computing device to the exit location at which the user exited the stop associated with the transportation service. The computing device outputs, for display, a notification based at least in part on the predicted duration. | 07-02-2015 |
20150189006 | DEVICE PAIRING VIA A CLOUD SERVER - Methods for device pairing via a cloud server are provided. In one aspect, a method includes sending an initial signal from a first device to a second device. The method includes sending a notification from the first device of a set of communication capabilities of the first device. The method also includes receiving an indication of a common communication capability between the first and second devices. The method includes initiating pairing of the first device and the second device using the common communication capability in response to the received indication. Systems and machine-readable media are also provided. | 07-02-2015 |
Damian Costa, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20100151806 | RF Filter with Low-IF Mixing, Tuning and Calibration - Radio-frequency (RF) circuits, methods and systems are implemented according to a variety of embodiments. According to one such embodiment, a radio-frequency (RF) receiver circuit is implemented with an adjustable RF filter circuit in a receive path of the RF receiver circuit. A local oscillator (LO) generates a LO signal and an RX_LO signal from the LO signal. A mixing circuit mixes a signal received from the adjustable RF filter circuit and the RX_LO signal. An intermediate-frequency (IF) circuit generates an IF_cal signal at the receiver circuit. A calibration circuit implements both a calibration mode and a receive mode. In the calibration mode, a calibration signal is injected into the receive path. A setting of the adjustable RF filter circuit is determined. In the receive mode, the calibration circuit disables the injection of the calibration signal into the receive path of the RF receiver circuit. | 06-17-2010 |
20150137913 | Segmented Attenuator with Glitch Reduction - A method and circuit for significantly reducing the switching transients of a digital step attenuator (DSA) by employing a segmented architecture that combines thermometer and binary coded stages. This approach reduces the number of attenuator stages switching at the same time and thus minimizes any glitch amplitude. Embodiments of a segmented DSA may be realized with “pi” and “bridged-T” attenuators, as well as with simple tuned L-pad attenuators combined in a resistor ladder network. | 05-21-2015 |
David Costa, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20090313067 | SYSTEM AND METHOD FOR BUSINESS TO BUSINESS SALES AND MARKETING INTEGRATION - A system for marketing and sales in a business-to-business environment is disclosed. The system includes a close integration of sales and marketing personnel of an organization maximize awareness of the organization in the minds of prospective customers and to be considered as a possible supplier when needs arise. This integration further is utilized to enhance the organization's response to RFP's issued by prospective customers. The system is used to identify unmet customer needs and solutions, to utilize cross-functional teams to more effectively respond to RFPs, and to collaborate with the customer at all levels to achieve and maintain a positive customer experience. The system also provides a variety of consolidated information tools to sales and marketing groups to optimize all oral and written interactions with prospective customers as well as current customers. Examples of such tools include an RFP Response Wizard, a Win Improvement Toolkit, a Learning from Losses newsletter, and a Customer Experience Kit, among others. Success metrics are also used to track the effectiveness of marketing/sales efforts. | 12-17-2009 |
Eddie Costa, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20140272920 | Administration And Monitoring Of Nitric Oxide In Ex Vivo Fluids - Described are systems and methods for monitoring administration of nitric oxide (NO) to ex vivo fluids. Examples of such fluids include blood in extracorporeal membrane oxygenation (ECMO) circuits or perfusion fluids used for preserving ex vivo organs prior to transplanting in a recipient. The systems and methods described herein provide for administering nitric oxide to the fluid, monitoring nitric oxide or a nitric oxide marker in the fluid, and adjusting the nitric oxide administration. | 09-18-2014 |
20150093738 | Administration And Monitoring Of Nitric Oxide In Ex Vivo Fluids - Described are systems and methods for monitoring administration of nitric oxide (NO) to ex vivo fluids. Examples of such fluids include blood in extracorporeal membrane oxygenation (ECMO) circuits or perfusion fluids used for preserving ex vivo organs prior to transplanting in a recipient. The systems and methods described herein provide for administering nitric oxide to the fluid, monitoring nitric oxide or a nitric oxide marker in the fluid, and adjusting the nitric oxide administration. | 04-02-2015 |
Fabio Miranda Costa, Mountain View, CA US
Patent application number | Description | Published |
---|---|---|
20150331842 | SYSTEMS AND METHODS FOR SELECTING CONTENT ITEMS AND GENERATING MULTIMEDIA CONTENT - Systems, methods, and non-transitory computer-readable media can detect a trigger event for generating multimedia content. A set of content items associated with a user account can be identified. Information associated with at least one of the set of content items or the user account can be acquired. A subset of content items can be selected out of the set of content items based on the information. In some embodiments, each content item in the subset can satisfy specified selection criteria. The multimedia content can be generated based on the subset of content items. | 11-19-2015 |
Gina Costa, Carlsbad, CA US
Patent application number | Description | Published |
---|---|---|
20110096620 | DEVICES, SYSTEMS, AND METHODS FOR PREPARING EMULSIONS - A vortex mixer and method for forming an emulsion wherein the mixer is adapted to form an emulsion with a desired droplet size and having a desired volume. The vortex mixer provides improved uniformity in emulsion preparation and may be used to create multiple emulsions simultaneously. | 04-28-2011 |
20120191363 | Reagents, Methods, and Libraries for Bead-Based Sequencing - The present invention provides methods for determining a nucleic acid sequence by performing successive cycles of duplex extension along a single stranded template. The cycles comprise steps of extension, ligation, and, preferably, cleavage. In certain embodiments the methods make use of extension probes containing phosphorothiolate linkages and employ agents appropriate to cleave such linkages. The invention provides methods of determining information about a sequence using at least two distinguishably labeled probe families. In certain embodiments the methods acquire less than 2 bits of information from each of a plurality of nucleotides in the template in each cycle. In certain embodiments the sequencing reactions are performed on templates attached to immobilized beads. The invention further provides sets of labeled extension probes containing phosphorothiolate linkages. In addition, the invention includes performing multiple sequencing reactions on a single template by removing initializing oligonucleotides and extended strands and performing subsequent reactions using different initializing oligonucleotides. | 07-26-2012 |
20140248610 | Reagents, Methods, and Libraries for Bead-Based Sequencing - The present invention provides methods for determining a nucleic acid sequence by performing successive cycles of duplex extension along a single stranded template. The cycles comprise steps of extension, ligation, and, preferably, cleavage. In certain embodiments the methods make use of extension probes containing phosphorothiolate linkages and employ agents appropriate to cleave such linkages. The invention provides methods of determining information about a sequence using at least two distinguishably labeled probe families. In certain embodiments the methods acquire less than 2 bits of information from each of a plurality of nucleotides in the template in each cycle. In certain embodiments the sequencing reactions are performed on templates attached to immobilized beads. The invention further provides sets of labeled extension probes containing phosphorothiolate linkages. In addition, the invention includes performing multiple sequencing reactions on a single template by removing initializing oligonucleotides and extended strands and performing subsequent reactions using different initializing oligonucleotides. | 09-04-2014 |
20140342353 | Reagents, Methods, and Libraries for Bead-Based Sequencing - The present invention provides methods for determining a nucleic acid sequence by performing successive cycles of duplex extension along a single stranded template. The cycles comprise steps of extension, ligation, and, preferably, cleavage. In certain embodiments the methods make use of extension probes containing phosphorothiolate linkages and employ agents appropriate to cleave such linkages. The invention provides methods of determining information about a sequence using at least two distinguishably labeled probe families. In certain embodiments the methods acquire less than 2 bits of information from each of a plurality of nucleotides in the template in each cycle. In certain embodiments the sequencing reactions are performed on templates attached to beads. The invention further provides sets of labeled extension probes containing phosphorothiolate linkages. In addition, the invention includes performing multiple sequencing reactions on a single template by removing initializing oligonucleotides and extended strands and performing subsequent reactions using different initializing oligonucleotides. | 11-20-2014 |
James R. Costa, Lompoc, CA US
Patent application number | Description | Published |
---|---|---|
20100053907 | SYSTEMS AND METHODS FOR SIMPLE EFFICIENT ASSEMBLY AND PACKAGING OF ELECTRONIC DEVICES - Systems and methods for simple, efficient and/or cost effective manufacturing and assembly of electronic devices are provided. The various systems and methods of the invention may include various ways of coupling, attaching, and/or connecting the various components of the system to one another, for improved cost and ease of assembly. A number of clips may be used to attach together various parts of an electronic system and housing including circuit devices, enclosure lid and housing, and/or cabling. These clips may be screw-less, may be made of a resilient or spring material, designed so that they quickly snap into place so as to provide good mechanical strength and electrical connection. Various circuit elements may include planar circuits, and may include filters made of a high temperature superconductor material. A planar cable may be used for electrical connecting of components. These systems and devices may be used in, for example, wireless communication systems. | 03-04-2010 |
Jennifer Costa, Union City, CA US
Patent application number | Description | Published |
---|---|---|
20090265813 | STRESS TOLERANCE IN PLANTS - Transcription factor polynucleotides and polypeptides incorporated into expression vectors have been introduced into plants and were ectopically expressed. Transgenic plants transformed with many of these expression vectors have been shown to be more resistant to disease (in some cases, to more than one pathogen), or more tolerant to an abiotic stress (in some cases, to more than one abiotic stress). The abiotic stress may include salt, hyperosmotic stress, heat, cold, drought, or low nitrogen conditions. | 10-22-2009 |
Jennifer M. Costa, Union City, CA US
Patent application number | Description | Published |
---|---|---|
20090138981 | Biotic and abiotic stress tolerance in plants - Transcription factor polynucleotides and polypeptides incorporated into nucleic acid constructs, including expression vectors, have been introduced into plants and were ectopically expressed. Transgenic plants transformed with many of these constructs have been shown to be more resistant to disease (in some cases, to more than one pathogen), or more tolerant to an abiotic stress (in some cases, to more than one abiotic stress). The abiotic stress may include, for example, salt, hyperosmotic stress, water deficit, heat, cold, drought, or low nutrient conditions. | 05-28-2009 |
20090265807 | Polynucleotides and polypeptides in plants - The invention relates to plant transcription factor polypeptides, polynucleotides that encode them, homologs from a variety of plant species, and methods of using the polynucleotides and polypeptides to produce transgenic plants having advantageous properties compared to a reference plant. Sequence information related to these polynucleotides and polypeptides can also be used in bioinformatic search methods and is also disclosed. | 10-22-2009 |
20120137382 | STRESS TOLERANCE IN PLANTS - Transcription factor polynucleotides and polypeptides incorporated into nucleic acid constructs, including expression vectors, have been introduced into plants and were ectopically expressed. Transgenic plants transformed with many of these constructs have been shown to be more resistant to disease (in some cases, to more than one pathogen), or more tolerant to an abiotic stress (in some cases, to more than one abiotic stress). The abiotic stress may include, for example, salt, hyperosmotic stress, water deficit, heat, cold, drought, or low nutrient conditions. | 05-31-2012 |
20140201864 | Polynucleotides and Polypeptides in Plants - The invention relates to plant transcription factor polypeptides, polynucleotides that encode them, homologs from a variety of plant species, and methods of using the polynucleotides and polypeptides to produce transgenic plants having advantageous properties compared to a reference plant. Sequence information related to these polynucleotides and polypeptides can also be used in bioinformatic search methods and is also disclosed. | 07-17-2014 |
20150135360 | STRESS TOLERANCE IN PLANTS - Transcription factor polynucleotides and polypeptides incorporated into nucleic acid constructs, including expression vectors, have been introduced into plants and were ectopically expressed. Transgenic plants transformed with many of these constructs have been shown to be more resistant to disease (in some cases, to more than one pathogen), or more tolerant to an abiotic stress (in some cases, to more than one abiotic stress). The abiotic stress may include, for example, salt, hyperosmotic stress, water deficit, heat, cold, drought, or low nutrient conditions. | 05-14-2015 |
Laerte X. Costa, Azusa, CA US
Patent application number | Description | Published |
---|---|---|
20140366384 | Sharpened Edge Spatula Device - A sharpened edge spatula device facilitates food preparation and serving by providing a spatula device having a sharpened edge. The device includes a handle and a head coupled to and extending from the handle. The head has a first edge, a second edge, and a pair of side edges extending between the first edge and the second edge. The side edges taper extending from the first edge to the second edge and the first edge is sharpened. | 12-18-2014 |
Mark Costa, Menlo Park, CA US
Patent application number | Description | Published |
---|---|---|
20150093104 | Protective Lens Attachment - A protective lens attachment is configured to couple to a camera lens ring to protect a camera lens during operation. The protective lens attachment can include a compressible structure, on which a force is exerted by a camera lens ring when the camera lens ring is inserted into the protective lens attachment. The compressible structure is configured to exert a reciprocal force onto the camera lens ring, creating a friction force between the compressible structure and the camera lens ring, and securely coupling the protective lens attachment to the camera lens ring. | 04-02-2015 |
Michael Costa, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20100161129 | SYSTEM AND METHOD FOR ADJUSTING AN IMAGE CAPTURING DEVICE ATTRIBUTE USING AN UNUSED DEGREE-OF-FREEDOM OF A MASTER CONTROL DEVICE - An image capturing device is robotically positioned and oriented in response to operator manipulation of a master control device. An unused degree-of-freedom of the master control device is used to adjust an attribute such as focusing of the image capturing device relative to a continually updated set-point. A deadband is provided to avoid inadvertent adjusting of the image capturing device attribute and haptic feedback is provided back to the master control device so that the operator is notified when adjusting of the attribute is initiated. | 06-24-2010 |
20140052153 | MOVABLE SURGICAL MOUNTING PLATFORM CONTROLLED BY MANUAL MOTION OF ROBOTIC ARMS - Robotic and/or surgical devices, systems, and methods include kinematic linkage structures and associated control systems configured to facilitate preparation of the system for use. One or more kinematic linkage sub-systems may include joints that are actively driven, passive, or a mix of both, and may employ a set-up mode in which one or more of the joints are actively driven in response to manual articulation of one or more other joints of the kinematic chain. In an exemplary embodiment, the actively driven joints will move a platform structure that supports multiple manipulators in response to movement of one of the manipulators, facilitating and expediting the arrangement of the overall system by moving those multiple manipulators as a unit into alignment with the workspace. Manual independent positioning of the manipulator can be provided through passive set-up joint systems supporting the manipulators relative to the platform. | 02-20-2014 |
Michael Costa, Santa Rosa, CA US
Patent application number | Description | Published |
---|---|---|
20120191175 | Tubular Stent with Rotatable Connections and Method of Making - A tubular stent includes a plurality of bands aligned generally along a common longitudinal axis. A first band has a plurality of first crowns and a second band adjacent to the first band has a plurality of second crowns. A connecting ring connects the first band to the second band, wherein one of the first crowns is rotatably disposed through a lumen of the connecting ring and one of the second crowns is fused to the wall of the connecting ring outside of the lumen of the connecting ring. Methods of making tubular stents with rotatable connections are also disclosed. | 07-26-2012 |
20120191177 | Tubular Helical Stent With Rotatable Connections and Method of Making - A tubular stent includes a plurality of bands aligned generally along a common longitudinal axis. A first band has a plurality of first crowns and a second band adjacent to the first band has a plurality of second crowns. A connecting ring connects the first band to the second band, wherein one of the first crowns is rotatably disposed through a lumen of the connecting ring and one of the second crowns is fused to the wall of the connecting ring outside of the lumen of the connecting ring. Methods of making tubular stents with rotatable connections are also disclosed. | 07-26-2012 |
20130025339 | Apparatus and Method for Forming a Wave Form for a Stent from a Wire - An apparatus for forming a wave form for a stent from a wire includes a pair of tension wires configured to rotate about an axis. The tension wires and axis are substantially orthogonal to the stent wire disposed in a gap between the tension wires. When the tension wires are rotated, a bend is formed in the portion of the stent wire disposed between the tension wires. The tension wires may be controlled such that the axis of rotation is aligned with the particular tension wire around which the stent wire is to be bent for each particular bend formed in the stent wire, thereby preventing the particular tension wire from translating during rotation such that the tension wire behaves like a rotary pipe bending die around which the stent wire is bent. A feed assembly feeds the stent wire into the forming area between the tension wires. | 01-31-2013 |
Michael R. Costa, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20080229435 | Mapks as Modifiers of the Rac, Axin, and Beta-Catenin Pathways and Methods of Use - Human MAPK genes are identified as modulators of the Rac, axin, and beta-catenin pathways, and thus are therapeutic targets for disorders associated with defective Rac, axin, and beta-catenin function. Methods for identifying modulators of Rac, axin, and beta-catenin, comprising screening for agents that modulate the activity of MAPK are provided. | 09-18-2008 |
20080241131 | SPHKS as modifiers of the p53 pathway and methods of use - Human SPHK genes are identified as modulators of the p53 pathway, and thus are therapeutic targets for disorders associated with defective p53 function. Methods for identifying modulators of p53, comprising screening for agents that modulate the activity of SPHK are provided. | 10-02-2008 |
Mike Costa, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20100136580 | DISHEVELED PDZ MODULATORS - The invention provides modulators of Dvl PDZ-ligand interaction, and methods of identifying and using these modulators. | 06-03-2010 |
20110256127 | ANTI-LRP6 ANTIBODIES - The invention provides anti-LRP6 antibodies and methods of using the same. A particular aspect of the invention provides for bispecific anti-LRP6 antibodies that inhibit signaling by multiple Wnt isoforms. | 10-20-2011 |
20140363439 | ANTI-LRP6 ANTIBODIES - The invention provides anti-LRP6 antibodies and methods of using the same. A particular aspect of the invention provides for bispecific anti-LRP6 antibodies that inhibit signaling by multiple Wnt isoforms. | 12-11-2014 |
Mike Costa, Salinas, CA US
Patent application number | Description | Published |
---|---|---|
20140021267 | SYSTEM AND METHOD FOR CROP THINNING WITH FERTILIZER - Utilizes machine vision to thin fields, for example by selectively spraying plants with enough fertilizer to kill the plants, for example to maintain a minimum distance between plants or to enable remaining plants to grow in a pattern, for example two dimension diamond pattern. The use of fertilizer to kill plants has the benefit of fertilizing the field, i.e., the remaining plants not to be killed, at the same time. This unexpected result which occurs in the thinning and simultaneous fertilizing of a field is based the discovery that immature plants are more sensitive to fertilizer than mature plants. The system and method eliminates the need for harmful chemicals and mechanical thinners and may be retrofitted onto existing spray systems and platforms, thus eliminating herbicides and thinning machinery. | 01-23-2014 |
Paolo Costa, Tiburon, CA US
Patent application number | Description | Published |
---|---|---|
20120251589 | DEVICES AND METHODS FOR WEIGHT CONTROL AND WEIGHT LOSS - The present invention provides, compositions, devices; and methods for affecting, among other things, weight loss and/or weight control, by sequestering nutrients or other compounds such as toxins from absorption in the digestive tract. The compositions, devices, and methods employ one or more members made of a compressible, absorbent matrix material. In various embodiments, the matrix material is suitable for routine use. The compressible absorbent matrix material has a size, shape and/or geometry configured for efficient packing into a small space, and/or configured to absorb and substantially retain digested material in the stomach. The devices and compositions may further comprise one or more hydrogel(s), soluble or insoluble fibers, waxes and/or gums to provide the desired mechanical properties and/or absorptive or shielding properties. | 10-04-2012 |
20140276330 | HIGH POROSITY CELLULOSIC SPONGE - The present invention provides compositions, devices, and methods for affecting, among other things, weight loss and/or weight control, by sequestering nutrients or other compounds such as toxins from absorption in the digestive tract. The compositions, devices, and methods employ one or more members made of a compressible, absorbent matrix material. In various embodiments, the matrix material is suitable for routine use. The compressible absorbent matrix material has a size, shape and/or geometry configured for efficient packing into a small space, and/or configured to absorb and substantially retain digested material in the stomach. The devices and compositions may further comprise one or more hydrogel(s), soluble or insoluble fibers, waxes, and/or gums to provide the desired mechanical properties and/or absorptive or shielding properties. | 09-18-2014 |
20150030639 | DEVICES AND METHODS FOR WEIGHT CONTROL AND WEIGHT LOSS - The present invention provides, compositions, devices; and methods for affecting, among other things, weight loss and/or weight control, by sequestering nutrients or other compounds such as toxins from absorption in the digestive tract. The compositions, devices, and methods employ one or more members made of a compressible, absorbent matrix material. In various embodiments, the matrix material is suitable for routine use. The compressible absorbent matrix material has a size, shape and/or geometry configured for efficient packing into a small space, and/or configured to absorb and substantially retain digested material in the stomach. The devices and compositions may further comprise one or more hydrogel(s), soluble or insoluble fibers, waxes and/or gums to provide the desired mechanical properties and/or absorptive or shielding properties. | 01-29-2015 |
Paul Costa, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20100007613 | Transitioning Between Modes of Input - Transitioning between a high-resolution input mode, such as a mouse-based interface, and a low-resolution input mode, such as a touch-based interface, is described. A change of orientation of a touch screen between a first orientation and a second orientation is detected. Transitioning between the two input modes and corresponding user interfaces (UIs) is based on the detected change of orientation. A change of orientation can be detected with one or more sensors, such as an accelerometer, position sensors, etc. Transitioning from one mode to another can include modifying an item displayed in the UI of the one mode into a corresponding item displayed in the UI of the other mode. The modifying can include enlarging/reducing, obscuring/unobscuring, moving, etc. For example, an item can be obscured by the visual effect of sliding it off of the screen. | 01-14-2010 |
Paul J. Costa, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20080303946 | Method and apparatus for displaying a video signal on a computer system - A system that displays a video signal on a display for a computer system is presented. During operation, the system receives a signal to switch from displaying a video signal from an internal video source to displaying a video signal from an external video source. In this system, the internal and external video sources are coupled to a bi-directional video port for the computer system, wherein the internal video source generates an output video signal and the external video source generates an input video signal. The system then determines whether the external video source is coupled to the bi-directional video port. If so, the system couples the external video source to the display and determines whether the external video source is a valid video source. If the external video source is a valid video source, the system displays the video signal from the external video source on the display. | 12-11-2008 |
20090092262 | MANAGING ACOUSTIC NOISE PRODUCED BY A DEVICE - One embodiment of the present invention provides a system that manages the acoustic noise produced by a device. During operation, the system receives a set of acoustic characteristics for the device. The system then uses these acoustic characteristics to estimate the acoustic noise being generated by the device. Next, the system uses the estimated acoustic noise to adjust a setting in the device to manage the acoustic noise produced by the device. | 04-09-2009 |
20110249471 | METHOD AND APPARATUS FOR ACHIEVING ZERO AC-DRAW MODE FOR A DEVICE - The disclosure describes a processing system with a soft power switch assembly configured to include a zero-power off mode that would allow an off state with no power drain by the device while maintaining all other soft power off mode capabilities, including low power modes, (e.g., sleep, hibernation modes). The processing system can be restored from the zero-power off mode using the same actuation mechanism used when switching from a power on mode to a soft power off mode. | 10-13-2011 |
20130272534 | MANAGING ACOUSTIC NOISE PRODUCED BY A DEVICE - One embodiment of the present invention provides a system that manages the acoustic noise produced by a device. During operation, the system receives a set of acoustic characteristics for the device. The system then uses these acoustic characteristics to estimate the acoustic noise being generated by the device. Next, the system uses the estimated acoustic noise to adjust a setting in the device to manage the acoustic noise produced by the device. | 10-17-2013 |
20130326251 | METHOD AND APPARATUS FOR RECOVERY FROM LOW POWER STATE - A method and apparatus for recovering from a low power state in a computing system is disclosed. In one embodiment of the method, the computing system enters the low power state from a standard power state after an activity detector indicates a user controlled peripheral device connected to the computer system has been inactive for a period of time. To enter the low power state, the method disconnects the user controlled peripheral device from a host controller, while continuing to supply power to the user controlled peripheral device and shutting off power to the host controller. The method returns the computer system to the standard power state when the activity detector indicates the user controlled peripheral device has become active. To return to the standard power state, power is restored to the host controller and the user controlled peripheral device is reconnected to the host controller. | 12-05-2013 |
20130332765 | POWER SUPPLY ACOUSTIC NOISE MITIGATION - A method and system for reducing acoustic power supply noise, specifically acoustic noise related to power supply switching frequencies in a computing device, is disclosed. In one embodiment, a controller can monitor power consumed by the computing device, and an operational state of the computing device can be determined. If the computing device is in a first operational state and the power consumed is greater than a threshold amount, then the power supply can be operated at a first switching frequency or mode of operation, thereby avoiding switching frequencies that can produce acoustic noise. | 12-12-2013 |
20140204270 | METHOD AND APPARATUS FOR DISPLAYING A VIDEO SIGNAL ON A COMPUTER SYSTEM - A system that displays a video signal on a display for a computer system is presented. During operation, the system receives a signal to switch from displaying a video signal from an internal video source to displaying a video signal from an external video source. In this system, the internal and external video sources are coupled to a bi-directional video port for the computer system, wherein the internal video source generates an output video signal and the external video source generates an input video signal. The system then determines whether the external video source is coupled to the bi-directional video port. If so, the system couples the external video source to the display and determines whether the external video source is a valid video source. If the external video source is a valid video source, the system displays the video signal from the external video source on the display. | 07-24-2014 |
20150227190 | METHOD AND APPARATUS FOR RECOVERY FROM LOW POWER STATE - A method and apparatus for recovering from a low power state in a computing system is disclosed. In one embodiment of the method, the computing system enters the low power state from a standard power state after an activity detector indicates a user controlled peripheral device connected to the computer system has been inactive for a period of time. To enter the low power state, the method disconnects the user controlled peripheral device from a host controller, while continuing to supply power to the user controlled peripheral device and shutting off power to the host controller. The method returns the computer system to the standard power state when the activity detector indicates the user controlled peripheral device has become active. To return to the standard power state, power is restored to the host controller and the user controlled peripheral device is reconnected to the host controller. | 08-13-2015 |
Ruth E. Costa, Mountain View, CA US
Patent application number | Description | Published |
---|---|---|
20090299143 | ACTUATING AND ARTICULATING SURGICAL DEVICE - Methods and devices are provided for controlling movement of a working end of a surgical device, and in particular for performing various surgical procedures using an instrument having an end effector that can be articulated relative to an elongate shaft of the device. A decoupling member can isolate the actuation of the end effector from the articulation of the end effector. In certain embodiments, the end effector can also optionally rotate relative to the elongate shaft of the device, and/or the shaft can rotate relative to a handle of the device. | 12-03-2009 |
Ruth Eleanor Costa, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110118829 | Attachment device and method - A ventricular assist system and a method of implanting the system are disclosed. The system can have a pump, an inflow conduit, an outflow conduit, and attachment ring and a valvular structure. The attachment ring can be attached to the apex of the heart. The valvular structure can have a flexible, one-way valve in a rigid housing. The inflow conduit can be passed through the valvular structure and the attachment ring into a beating heart with minimal loss of blood. | 05-19-2011 |
20110118833 | Attachment device and method - A ventricular assist system and a method of implanting the system are disclosed. The system can have a pump, an inflow conduit, an outflow conduit, and attachment ring and a valvular structure. The attachment ring can be attached to the apex of the heart. The valvular structure can have a flexible, one-way valve in a rigid housing. The inflow conduit can be passed through the valvular structure and the attachment ring into a beating heart with minimal loss of blood. | 05-19-2011 |
Ruth Eleanor Costa, Mountain View, CA US
Patent application number | Description | Published |
---|---|---|
20110118766 | Attachment System, Device and Method - A ventricular assist system and a method of implanting the system are disclosed. The system can have a pump, an inflow conduit, an outflow conduit, attachment ring, ring clamp, and a valvular structure. The attachment ring can be attached to the apex of the heart. The valvular structure can have a flexible, one-way valve in a rigid housing. The inflow conduit can be passed through the valvular structure and the attachment ring into a beating heart with minimal loss of blood. Devices such as slitting tool, coring knife, and/or C-clamp and use of the devices can form part of the system and method for implanting the ventricular assist device. | 05-19-2011 |
20110144680 | Coring Knife - A coring knife can be used to make a circular incision. The coring knife can include an abutment that can be inserted into heart tissue. The circular incision is made by pressing the circular cutting edge of the coring knife against the abutment. | 06-16-2011 |
20120010455 | Attachment Method - Preparing the heart for connection with a ventricular assist device (VAD) can include attaching an attachment ring to a ventricular apex of the heart. The attachment ring optionally includes a seal or a valve to allow the procedure to be performed with or without a heart-lung bypass. A valve can be temporarily attached to the attachment ring. Tissue is removed from the ventricular apex through the attachment ring to form a hole through which an inflow conduit of the VAD can be inserted. A slit can first be made in the ventricular apex to facilitate removal of the tissue. A clamp can be closed around the attachment ring to secure the inflow conduit. | 01-12-2012 |
Stephen Costa, La Verne, CA US
Patent application number | Description | Published |
---|---|---|
20080241813 | Method and apparatus for teaching the installation of vehicle protective coverings - A method and apparatus for teaching installers the proper technique for adhesively bonding a protective covering to an exterior portion of a vehicle. The apparatus of the invention includes a training cover constructed from a static-cling material and having the shape of the protective covering that is to be adhesively bonded to the exterior portion of the vehicle and one that can be easily removed from the automobile surface by applying a pulling force in a direction away from the vehicle. | 10-02-2008 |
Stephen Costa, Laverne, CA US
Patent application number | Description | Published |
---|---|---|
20080236713 | Method and apparatus for teaching the installation of vehicle protective coverings - A method and apparatus for teaching installers the proper technique for adhesively bonding a protective covering to an exterior portion of a vehicle. The apparatus of the invention includes a training cover constructed from a static-cling material and having the shape of the protective covering that is to be adhesively bonded to the exterior portion of the vehicle and one that can be easily removed from the automobile surface by applying a pulling force in a direction away from the vehicle. | 10-02-2008 |
Thomas Costa, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20100091025 | SEAMLESS DISPLAY MIGRATION - Exemplary embodiments of methods, apparatuses, and systems for seamlessly migrating a user visible display stream sent to a display device from one rendered display stream to another rendered display stream are described. For one embodiment, mirror video display streams are received from both a first graphics processing unit (GPU) and a second GPU, and the video display stream sent to a display device is switched from the video display stream from the first GPU to the video display stream from the second GPU, wherein the switching occurs during a blanking interval for the first GPU that overlaps with a blanking interval for the second GPU. | 04-15-2010 |
20130033504 | Seamless Display Migration - Exemplary embodiments of methods, apparatuses, and systems for seamlessly migrating a user visible display stream sent to a display device from one rendered display stream to another rendered display stream are described. For one embodiment, mirror video display streams are received from both a first graphics processing unit (GPU) and a second GPU, and the video display stream sent to a display device is switched from the video display stream from the first GPU to the video display stream from the second GPU, wherein the switching occurs during a blanking interval for the first GPU that overlaps with a blanking interval for the second GPU. | 02-07-2013 |
Thomas W. Costa, Nevada City, CA US
Patent application number | Description | Published |
---|---|---|
20140245194 | SYSTEM AND METHOD FOR VIRTUAL DISPLAYS - An operating system creates one or more virtual display interfaces for communication of display data and user input events between the application layer and one or more virtual display devices. The one or more virtual display devices are not physically connected to the computing system managed by the operating system. One or more applications are executed in an application layer. At least one of the one or more applications communicates display data to and receives user input events from at least one of the one or more display devices using at least one of the display interfaces. At least one other of the one or more applications communicates display data to and receives user input events from at least one of the one or more virtual display devices using at least one of the one or more virtual display interfaces. | 08-28-2014 |
Thomas W. Costa, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20110164045 | FACILITATING EFFICIENT SWITCHING BETWEEN GRAPHICS-PROCESSING UNITS - The disclosed embodiments provide a system that facilitates seamlessly switching between graphics-processing units (GPUs) to drive a display. In one embodiment, the system receives a request to switch from using a first GPU to using a second GPU to drive the display. In response to this request, the system uses a kernel thread which operates in the background to configure the second GPU to prepare the second GPU to drive the display. While the kernel thread is configuring the second GPU, the system continues to drive the display with the first GPU and a user thread continues to execute a window manager which performs operations associated with servicing user requests. When configuration of the second GPU is complete, the system switches the signal source for the display from the first GPU to the second GPU. | 07-07-2011 |
20140340411 | Facilitating Efficient Switching Between Graphics-Processing Units - The disclosed embodiments provide a system that facilitates seamlessly switching between graphics-processing units (GPUs) to drive a display. In one embodiment, the system receives a request to switch from using a first GPU to using a second GPU to drive the display. In response to this request, the system uses a kernel thread which operates in the background to configure the second GPU to prepare the second GPU to drive the display. While the kernel thread is configuring the second GPU, the system continues to drive the display with the first GPU and a user thread continues to execute a window manager which performs operations associated with servicing user requests. When configuration of the second GPU is complete, the system switches the signal source for the display from the first GPU to the second GPU. | 11-20-2014 |
Xiying Costa, Milpitas, CA US
Patent application number | Description | Published |
---|---|---|
20140322887 | Surface Treatment to Improve Resistive-Switching Characteristics - This disclosure provides a method of fabricating a semiconductor device layer and associated memory cell structures. By performing a surface treatment process (such as ion bombardment) of a semiconductor device layer to create defects having a deliberate depth profile, one may create multistable memory cells having more consistent electrical parameters. For example, in a resistive-switching memory cell, one may obtain a tighter distribution of set and reset voltages and lower forming voltage, leading to improved device yield and reliability. In at least one embodiment, the depth profile is selected to modulate the type of defects and their influence on electrical properties of a bombarded metal oxide layer and to enhance uniform defect distribution. | 10-30-2014 |
20150117099 | Selection of Data for Redundancy Calculation By Likely Error Rate - Layers in a multi-layer memory array are categorized according to likely error rates as predicted from their memory hole diameters. Data to be stored along a word line in a high risk layer is subject to a redundancy operation (e.g. XOR) with data to be stored along a word line in a low risk layer so that the risk of both being bad is low. | 04-30-2015 |
20150121157 | Selection of Data for Redundancy Calculation By Likely Error Rate - Layers in a multi-layer memory array are categorized according to likely error rates as predicted from their memory hole diameters. Data to be stored along a word line in a high risk layer is subject to a redundancy operation (e.g. XOR) with data to be stored along a word line in a low risk layer so that the risk of both being bad is low. | 04-30-2015 |
Xiying Costa, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110095257 | MEMORY CELL THAT INCLUDES A CARBON-BASED REVERSIBLE RESISTANCE SWITCHING ELEMENT COMPATIBLE WITH A STEERING ELEMENT, AND METHODS OF FORMING THE SAME - Memory cells, and methods of forming such memory cells, are provided that include a steering element coupled to a carbon-based reversible resistivity switching material that has an increased resistivity, and a switching current that is less than a maximum current capability of the steering element used to control current flow through the carbon-based reversible resistivity switching material. In particular embodiments, methods and apparatus in accordance with this invention form a steering element, such as a diode, having a first width, coupled to a reversible resistivity switching material, such as aC, having a second width smaller than the first width. | 04-28-2011 |
20110095258 | MEMORY CELL THAT INCLUDES A CARBON-BASED REVERSIBLE RESISTANCE SWITCHING ELEMENT COMPATIBLE WITH A STEERING ELEMENT, AND METHODS OF FORMING THE SAME - Memory cells, and methods of forming such memory cells, are provided that include a steering element coupled to a carbon-based reversible resistivity switching material that has an increased resistivity, and a switching current that is less than a maximum current capability of the steering element used to control current flow through the carbon-based reversible resistivity switching material. In particular embodiments, methods and apparatus in accordance with this invention form a steering element, such as a diode, having a first cross-sectional area, coupled to a reversible resistivity switching material, such as aC, having a region that has a second cross-sectional area smaller than the first cross-sectional area. | 04-28-2011 |
20110310653 | Memory Cell With Resistance-Switching Layers - A memory device in a 3-D read and write memory includes memory cells. Each memory cell includes a resistance-switching memory element (RSME) in series with a steering element. The RSME has first and second resistance-switching layers on either side of a conductive intermediate layer, and first and second electrodes at either end of the RSME. The first and second resistance-switching layers can both have a bipolar or unipolar switching characteristic. In a set or reset operation of the memory cell, an electric field is applied across the first and second electrodes. An ionic current flows in the resistance-switching layers, contributing to a switching mechanism. An electron flow, which does not contribute to the switching mechanism, is reduced due to scattering by the conductive intermediate layer, to avoid damage to the steering element. Particular materials and combinations of materials for the different layers of the RSME are provided. | 12-22-2011 |
20120074367 | COUNTER DOPING COMPENSATION METHODS TO IMPROVE DIODE PERFORMANCE - A method of forming a memory cell is provided, the method including forming a diode including a first region having a first conductivity type, counter-doping the diode to change the first region to a second conductivity type, and forming a memory element coupled in series with the diode. Other aspects are also provided. | 03-29-2012 |
20120236624 | Balanced Method for Programming Multi-Layer Cell Memories - Improved methods for programming multi-level metal oxide memory cells balance applied voltage and current to provide improved performance. Set programming, which transitions the memory cell to a lower resistance state, is accomplished by determining an appropriate programming voltage and current limit for the objective resistance state to be achieved in the programming and then applying a pulse having the determined set electrical characteristics. Reset programming, which transitions the memory cell to a higher resistance state, is accomplished by determining an appropriate programming voltage and optionally current limit for the state to be achieved in the programming and then applying a pulse having the determined electrical characteristics. The algorithm used to determine the appropriate set or reset programming voltage and current values provides for effective programming without stressing the memory element. The electrical characteristics for programming pulses may be stored in a data table used in a table look up algorithm. | 09-20-2012 |
20130163336 | Erase Operation With Controlled Select Gate Voltage For 3D Non-Volatile Memory - An erase process for a 3D stacked memory device controls a drain-side select gate (SGD) and a source-side select gate (SGS) of a NAND string. In one approach, SGD and SGS are driven to provide a predictable drain-to-gate voltage across the select gates while an erase voltage is applied to a bit line or source line. A more consistent gate-induced drain leakage (GIDL) at the select gates can be generated to charge up the body of the NAND string. Further, the select gate voltage can be stepped up with the erase voltage to avoid an excessive drain-to-gate voltage across the select gates which causes degradation. The step up in the select gate voltage can begin with the first erase-verify iteration of an erase operation, or at a predetermined or adaptively determined erase-verify iteration, such as based on a number of program-erase cycles. | 06-27-2013 |
20130163337 | Erase Inhibit For 3D Non-Volatile Memory - An erase process for a 3D stacked memory device performs a two-sided erase of NAND strings until one of more of the NAND strings passes an erase-verify test, then a one-sided erase of the remaining NAND strings is performed. The two-sided erase charges up the body of a NAND string from the source-side and drain-side ends, while the one-sided erase charges up the body of the NAND string from the drain-side end. The NAND strings associated with one bit line form a set. The switch to the one-sided erase can occur when the set meets a set erase-verify condition, such as one, all, or some specified portion of the NAND strings of the set passing the erase-verify test. The erase operation can end when no more than a specified number of NAND strings have not met the erase-verify test. As a result, erase degradation of the memory cells is reduced. | 06-27-2013 |
20130248974 | COMPACT THREE DIMENSIONAL VERTICAL NAND AND METHOD OF MAKING THEREOF - A NAND device has at least a 3×3 array of vertical NAND strings in which the control gate electrodes are continuous in the array and do not have an air gap or a dielectric filled trench in the array. The NAND device is formed by first forming a lower select gate level having separated lower select gates, then forming plural memory device levels containing a plurality of NAND string portions, and then forming an upper select gate level over the memory device levels having separated upper select gates. | 09-26-2013 |
20130279256 | Soft Erase Operation For 3D Non-Volatile Memory With Selective Inhibiting Of Passed Bits - An erase operation for a 3D stacked memory device selectively inhibits subsets of memory cells which meet a verify condition as the erase operation progresses. As a result, the faster-erasing memory cells are less likely to be over-erased and degradation is reduced. Each subset of memory cells can be independently erased by controlling a select gate, drain (SGD) transistor line, a bit line or a word line, according to the type of subset. For a SGD line subset or a bit line subset, the SGD line or bit line, respectively, is set at a level which inhibits erase. For a word line subset, the word line voltage is floated to inhibit erase. An inhibit or uninhibit status can be maintained for each subset, and each type of subset can have a different maximum allowable number of fail bits. | 10-24-2013 |
20130279257 | Erase Operation For 3D Non-Volatile Memory With Controllable Gate-Induced Drain Leakage Current - An erase operation for a 3D stacked memory device applies an erase pulse which includes an intermediate level (Vgidl) and a peak level (Verase) to a set of memory cells, and steps up Vgidl in erase iterations of the erase operation. Vgidl can be stepped up when a specified portion of the cells have reached the erase verify level. In this case, a majority of the cells may have reached the erase verify level, such that the remaining cells can benefit from a higher gate-induced drain leakage (GIDL) current to reached the erase verify level. Verase can step up before and, optionally, after Vigdl is stepped up, but remain fixed while Vgidl is stepped. Vgidl can be stepped up until a maximum allowed level, Vgidl_max, is reached. Vgidl may be applied to a drain-side and/or source-side of a NAND string via a bit line or source line, respectively. | 10-24-2013 |
20130294167 | Erase Inhibit For 3D Non-Volatile Memory - An erase process for a 3D stacked memory device performs a two-sided erase of NAND strings until one of more of the NAND strings passes an erase-verify test, then a one-sided erase of the remaining NAND strings is performed. The two-sided erase charges up the body of a NAND string from the source-side and drain-side ends, while the one-sided erase charges up the body of the NAND string from the drain-side end. The NAND strings associated with one bit line form a set. The switch to the one-sided erase can occur when the set meets a set erase-verify condition, such as one, all, or some specified portion of the NAND strings of the set passing the erase-verify test. The erase operation can end when no more than a specified number of NAND strings have not met the erase-verify test. As a result, erase degradation of the memory cells is reduced. | 11-07-2013 |
20130322174 | Threshold Voltage Adjustment For A Select Gate Transistor In A Stacked Non-Volatile Memory Device - In a 3D stacked non-volatile memory device, the threshold voltages are evaluated and adjusted for select gate, drain (SGD) transistors at drain ends of strings of series-connected memory cells. To optimize and tighten the threshold voltage distribution, the SGD transistors are read at lower and upper levels of an acceptable range. SGD transistors having a low threshold voltage are subject to programming, and SGD transistors having a high threshold voltage are subject to erasing, to bring the threshold voltage into the acceptable range. The evaluation and adjustment can be repeated such as after a specified number of program-erase cycles of an associated sub-block. The condition for repeating the evaluation and adjustment can be customized for different groups of SGD transistors. Aspects include programming SGD transistors with verify and inhibit, erasing SGD transistors with verify and inhibit, and both of the above. | 12-05-2013 |
20140001430 | Surface Treatment to Improve Resistive-Switching Characteristics | 01-02-2014 |
20140043916 | Erase For 3D Non-Volatile Memory With Sequential Selection Of Word Lines - An erase operation for a 3D stacked memory device adjusts a start time of an erase period and/or a duration of the erase period for each storage element based on a position of the storage element. A voltage is applied to one or both drive ends of a NAND string to pre-charge a channel to a level which is sufficient to create gate-induced drain leakage at the select gate transistors. With timing based on a storage element's distance from the driven end, the control gate voltage is lowered to encourage tunneling of holes into a charge trapping layer in the erase period. The lowered control gate voltage results in a channel-to-control gate voltage which is sufficiently high to encourage tunneling. The duration of the erase period is also increased when the distance from the driven end is greater. As a result, a narrow erase distribution can be achieved. | 02-13-2014 |
20140126291 | 3D STACKED NON-VOLATILE STORAGE PROGRAMMING TO CONDUCTIVE STATE - Programming NAND strings in a 3D stacked storage device to a conductive state is disclosed. Storage elements may be erased by raising their Vt and programmed by lowering their Vt. Programming may include applying a series of increasing voltages to selected bit lines until the selected memory cell is programmed. Unselected bit lines may be held at about ground, or close to ground. The selected word line may be grounded, or be held close to ground. Unselected word lines between the selected word line and the bit line may receive about the selected bit line voltage. Unselected word lines between the source line and the selected word line may receive about half the selected bit line voltage. Programming may be achieved without boosting channels of unselected NAND strings to inhibit them from programming. Therefore, program disturb associated with leakage of boosted channel potential may be avoided. | 05-08-2014 |
20140247661 | Erase For 3D Non-Volatile Memory With Sequential Selection Of Word Lines - An erase operation for a 3D stacked memory device adjusts a start time of an erase period and/or a duration of the erase period for each storage element based on a position of the storage element. A voltage is applied to one or both drive ends of a NAND string to pre-charge a channel to a level which is sufficient to create gate-induced drain leakage at the select gate transistors. With timing based on a storage element's distance from the driven end, the control gate voltage is lowered to encourage tunneling of holes into a charge trapping layer in the erase period. The lowered control gate voltage results in a channel-to-control gate voltage which is sufficiently high to encourage tunneling. The duration of the erase period is also increased when the distance from the driven end is greater. As a result, a narrow erase distribution can be achieved. | 09-04-2014 |
20140247668 | Group Word Line Erase And Erase-Verify Methods For 3D Non-Volatile Memory - An erase operation for a 3D stacked memory device assigned storage elements to groups according to an expected erase speed. The storage elements are then erased according to their group to provide a more uniform erase depth and a tighter erase distribution. In one approach, the control gate voltages are set differently for the different groups to slow down the storage elements which are expected to have a faster programming speed. An erase or inhibit status can be set for all groups together. In another approach, the control gate voltages are common for the different groups but an erase or inhibit status is set for each group separately. | 09-04-2014 |
20140264525 | VERTICAL NAND AND METHOD OF MAKING THEREOF USING SEQUENTIAL STACK ETCHING AND LANDING PAD - A vertical NAND string device includes a semiconductor channel, where at least one end portion of the semiconductor channel extends substantially perpendicular to a major surface of a substrate, at least one semiconductor or electrically conductive landing pad embedded in the semiconductor channel, a tunnel dielectric located adjacent to the semiconductor channel, a charge storage region located adjacent to the tunnel dielectric, a blocking dielectric located adjacent to the charge storage region and a plurality of control gate electrodes extending substantially parallel to the major surface of the substrate. | 09-18-2014 |
20140269081 | SOFT ERASE OPERATION FOR 3D NON-VOLATILE MEMORY WITH SELECTIVE INHIBITING OF PASSED BITS - An erase operation for a 3D stacked memory device selectively inhibits subsets of memory cells which meet a verify condition as the erase operation progresses. As a result, the faster-erasing memory cells are less likely to be over-erased and degradation is reduced. Each subset of memory cells can be independently erased by controlling a select gate, drain (SGD) transistor line, a bit line or a word line, according to the type of subset. For a SGD line subset or a bit line subset, the SGD line or bit line, respectively, is set at a level which inhibits erase. For a word line subset, the word line voltage is floated to inhibit erase. An inhibit or uninhibit status can be maintained for each subset, and each type of subset can have a different maximum allowable number of fail bits. | 09-18-2014 |
20140284697 | VERTICAL NAND AND METHOD OF MAKING THEREOF USING SEQUENTIAL STACK ETCHING AND LANDING PAD - A vertical NAND string device includes a semiconductor channel, where at least one end portion of the semiconductor channel extends substantially perpendicular to a major surface of a substrate, at least one semiconductor or electrically conductive landing pad embedded in the semiconductor channel, a tunnel dielectric located adjacent to the semiconductor channel, a charge storage region located adjacent to the tunnel dielectric, a blocking dielectric located adjacent to the charge storage region and a plurality of control gate electrodes extending substantially parallel to the major surface of the substrate. | 09-25-2014 |
20140369122 | PSEUDO BLOCK OPERATION MODE IN 3D NAND - A 3D NAND stacked non-volatile memory device, comprising: a string comprising a plurality of non-volatile storage elements, the string comprises a channel and extends vertically through layers of the 3D stacked non-volatile memory device, and the plurality of storage elements are subdivided into different groups based on group assignments, each group of the different groups comprises multiple adjacent storage elements of the plurality of storage elements; and a control circuit in communication with the string, the control circuit, to perform a Pseudo Block Operation Mode. | 12-18-2014 |
20140369123 | PSEUDO BLOCK OPERATION MODE IN 3D NAND - A 3D NAND stacked non-volatile memory device, comprising: a string comprising a plurality of non-volatile storage elements, the string comprises a channel and extends vertically through layers of the 3D stacked non-volatile memory device, and the plurality of storage elements are subdivided into different groups based on group assignments, each group of the different groups comprises multiple adjacent storage elements of the plurality of storage elements; and a control circuit in communication with the string, the control circuit, to perform a Pseudo Block Operation Mode. | 12-18-2014 |
20150037950 | COMPACT THREE DIMENSIONAL VERTICAL NAND AND METHOD OF MAKING THEREOF - A NAND device has at least a 3×3 array of vertical NAND strings in which the control gate electrodes are continuous in the array and do not have an air gap or a dielectric filled trench in the array. The NAND device is formed by first forming a lower select gate level having separated lower select gates, then forming plural memory device levels containing a plurality of NAND string portions, and then forming an upper select gate level over the memory device levels having separated upper select gates. | 02-05-2015 |
20150043278 | Group Word Line Erase And Erase-Verify Methods For 3D Non-Volatile Memory - An erase operation for a 3D stacked memory device assigns storage elements to groups according to an expected erase speed. The storage elements are then erased according to their group to provide a more uniform erase depth and a tighter erase distribution. In one approach, the control gate voltages are set differently for the different groups to slow down the storage elements which are expected to have a faster programming speed. An erase or inhibit status can be set for all groups together. In another approach, the control gate voltages are common for the different groups but an erase or inhibit status is set for each group separately. | 02-12-2015 |
20150092493 | Pseudo Block Operation Mode In 3D NAND - A 3D NAND stacked non-volatile memory device, comprising: a string comprising a plurality of non-volatile storage elements, the string comprises a channel and extends vertically through layers of the 3D stacked non-volatile memory device, and the plurality of storage elements are subdivided into different groups based on group assignments, each group of the different groups comprises multiple adjacent storage elements of the plurality of storage elements; and a control circuit in communication with the string, the control circuit, to perform a Pseudo Block Operation Mode. | 04-02-2015 |
Xiying Chen Costa, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110205782 | STEP SOFT PROGRAM FOR REVERSIBLE RESISTIVITY-SWITCHING ELEMENTS - A method and system for forming, resetting, or setting memory cells is disclosed. One or more programming conditions to apply to a memory cell having a reversible resistivity-switching element may be determined based on its resistance. The determination of one or more programming conditions may also be based on a pre-determined algorithm that may be based on properties of the memory cell. The one or more programming conditions may include a programming voltage and a current limit. For example, the magnitude of the programming voltage may be based on the resistance. As another example, the width of a programming voltage pulse may be based on the resistance. In some embodiments, a current limit used during programming is determined based on the memory cell resistance. | 08-25-2011 |
20130181181 | MIIIM DIODE HAVING LANTHANUM OXIDE - A MIIIM diode and method of fabricating are disclosed. In one aspect, the MIIIM diode comprises a first metal electrode, a first region comprising a first insulator material having an interface with the first metal electrode, a second region comprising a second insulator material having an interface with the first insulator material, a third region comprising a third insulator material having an interface with the second insulator material, and a second metal electrode having an interface with the third insulator material. At least one of the first, second, or third insulator materials is lanthanum oxide. | 07-18-2013 |