Chou, CA
Alan J. Chou, Campbell, CA US
Patent application number | Description | Published |
---|---|---|
20120271822 | SYSTEM FOR ESTABLISHING PREFERRED CONTACTS FOR A CENTRAL USER OF A MOBILE COMMUNICATION DEVICE - A system is implemented on a mobile communication device for establishing preferred contacts for a central user of the mobile communication device. The system comprises a data collection device that captures the central user's interaction with other users on a network according to frequency during situational factors; and a query apparatus that inquires, for current situational factors, which contacts are preferred that the central user will communicate with based on central user's past interactions during same situational factors that correspond only to the central user. A list is provided to the central user of one or more of the preferred contacts that the central user selects from; and an application launcher is communicatively coupled to the list for display of the list of preferred contacts that are also functionally related to the application launcher. | 10-25-2012 |
Andrew Chou, San Mateo, CA US
Patent application number | Description | Published |
---|---|---|
20090102710 | MULTI-FUNCTION DEVICE WITH POSITIONING SYSTEM AND SHARED PROCESSOR - A multi-function device with a positioning function and a real time positioning engine is disclosed. The device contains also a shared processor used by the positioning function and other functions of the device, such as a mobile radio-communication function. The positioning engine performs in real time the most computational intensive calculations of the positioning function, such as downsampling, Doppler mixing and correlation calculations. Since the received signal need not be stored, the memory requirements of the positioning function are significantly reduced if aiding data is available. | 04-23-2009 |
Arlen Chou, Los Altos, CA US
Patent application number | Description | Published |
---|---|---|
20120086466 | Semiconductor test probe apparatus and method - An improved probe card system includes a probe assembly having a cantilever probe with a contact arm integral with and extending from a distal end of the probe, wherein the contact arm is oriented substantially parallel to a die or other material to be tested. The contact arm may be an elongated tip of the probe configured to contact a bumped pad or other contact on an outer surface of the arm. Inherent cantilever action of the probe may translating to a scrubbing action of the side of a contact arm on a test pad or solder ball. Some embodiments employ two or more probes for Kelvin-type probing, and the contact arm at the end of the probe can incorporate a substantially straight arm or a bent arm to follow the contour of a solder bump. | 04-12-2012 |
Belle L Chou, Union City, CA US
Patent application number | Description | Published |
---|---|---|
20080196143 | Skin-Enhancing Glove and Method of Manufacture - A protective glove includes a coating of dehydrated material on its inside surface. The dehydrated material, in contact with perspiration from a hand wearing the glove, soothes the hand. Some methods of placing the coating onto the inside surface of the glove include spraying or dipping with a solution that includes Aloe Vera. | 08-21-2008 |
20120192336 | Skin-Enhancing Glove and Method of Manufacture - A protective glove includes a coating of dehydrated material on its inside surface. The dehydrated material, in contact with perspiration from a hand wearing the glove, soothes the hand. Some methods of placing the coating onto the inside surface of the glove include spraying or dipping with a solution that includes Aloe Vera. | 08-02-2012 |
20130283499 | Elastomeric Flexible Article With Absorbant Polymer and Manufacturing Method - An elastomeric flexible article and method for manufacture has moisture absorbing characteristics. An example of such an article is a disposable protective glove that includes a first layer; and a second layer with an effective amount of super absorbent polymer dispersed therein, the second layer to be closer to a hand than the first layer, when the glove is worn on the hand. The second layer is configured to absorb excess moisture, when the glove is worn for a period of time, to facilitate wet donning and provide for breathability of the skin, and thereby to provide for a comfortable environment for the skin. | 10-31-2013 |
Benjamin Chou, Fountain Valley, CA US
Patent application number | Description | Published |
---|---|---|
20120203676 | Software for Automatic Processing of Paper Financial Documents - A computer software that provides the user with the means to import an image of a paper financial document for data extraction. The extracted data automatically populates a financial datasheet and can be synchronized with a company financial record being kept on an external accounting software. The present invention provides the user with the convenience of automatic data input and eliminates the traditional method of individually inputting financial transactions into the accounting software. | 08-09-2012 |
Brian Chou, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20120212706 | Method and System for Self-Administering a Visual Examination Using a Mobile Computing Device - Novel vision monitoring, screening, and testing tools and help-seeking enablers that may be used individually as or in combination with other vision monitoring and screening testing systems that improves patients' ability to recognize the onset and progression of visual changes over time. Patients' ability to identify acute or chronic visual conditions on their own may drive earlier help-seeking behavior by the patient, enable earlier clinical diagnosis by an eye care specialist, and therefore resulting in earlier treatment and reduced likelihood of severe vision loss. | 08-23-2012 |
Bruce Chou, San Francisco, CA US
Patent application number | Description | Published |
---|---|---|
20110149450 | CONTROL CIRCUIT HAVING A DELAY-REDUCED INVERTER - In some embodiments, a power supply clamp may include a switchable discharge device configured to discharge an electrostatic discharge; and a control circuit configured to generate a control voltage to turn off the discharge device at a shutoff time, with the shutoff time being long enough to allow the electrostatic discharge though the discharge device but short enough to reduce a duration of a power-up current transient through the discharge device. Other embodiments may be described and claimed. | 06-23-2011 |
Catherine S. Chou, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20120105162 | RESONANT OSCILLATOR WITH START UP AND SHUT DOWN CIRCUITRY - A system which starts up and shuts down a resonant oscillator circuit. During start up, the system operates a driving circuit, which is external to the resonant oscillator circuit, wherein the driving circuit uses a first clock signal to control a first phase output of the resonant oscillator circuit. At the same time, the driving circuit uses a second clock signal to control a second phase output of the resonant oscillator circuit, wherein the first and second clock signals have opposite phases. While the first and second phase outputs are being controlled, the system ramps up an input voltage, which is used to power the resonant oscillator circuit, wherein the ramping takes place across multiple initial oscillation periods. During shut down, the system shuts down the resonant oscillator circuit by ramping down the input voltage. Next, the system clamps the first and second phase outputs to a fixed voltage. | 05-03-2012 |
20130335149 | THE EFFICIENCY OF CLIPPED PULSE GENERATION - The disclosed embodiments provide a resonant oscillator circuit. The resonant oscillator circuit includes a clipping mechanism configured to clip an output voltage of a signal pulse generated by the resonant oscillator circuit to a predefined constant level. The resonant oscillator circuit also includes a feedback path configured to return energy from the clipping mechanism to an input of the resonant oscillator circuit. | 12-19-2013 |
Cheng-Pang Chou, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20100332200 | System and method for flame blow-off determination - Systems and Methods for determining flame blow-off conditions are disclosed. These methods provide efficient and reliable tools for determining the lean blow-off conditions for a variety of combustion system. By utilizing localized characteristics within a flame-holding region a user is enabled to assess the likelihood of flame blow-off with fine granularity within a combustor. The flame blow-out determination may be carried out with the aid of an output representation that provides a contour of likely blow-off cells within a combustor region. | 12-30-2010 |
Chia-Shing Chou, Oak Park, CA US
Patent application number | Description | Published |
---|---|---|
20090215213 | Microelectromechanical device having a common ground plane and method for making aspects thereof - The present invention relates to MEM switches. More specifically, the present invention relates to a system and method for making MEM switches having a common ground plane. One method for making MEM switches includes: patterning a common ground plane layer on a substrate; forming a dielectric layer on the common ground plane layer; depositing a DC electrode region through the dielectric layer to contact the common ground plane layer; and depositing a conducting layer on the DC electrode region so that regions of the conducting layer contact the DC electrode region, so that the common ground plane layer provides a common ground for the regions of the conducting layer | 08-27-2009 |
20100013033 | Enablement of IC devices during assembly - A method for packaging sensitive micro devices and devices formed by the method are presented. The method comprises acts of standard packaging, but with the devices' protective layers remaining intact until before sealing. Three principle acts of the method include (1) singulating the devices into individuals or subsets, (2) attaching the devices with packaging, and (3) hermetically sealing the devices. One may wire-bond the devices as well as remove the sacrificial layer before hermetically sealing. This method is especially useful for micro-electro-mechanical systems (MEMS) whereby the movable components are protected. | 01-21-2010 |
20100035387 | Method for fabricating a CMOS-compatible MEMS device - A method for fabricating a CMOS-compatible MEMS device is disclosed. In particular, disclosed is a method of ordering the acts in the fabrication process of the two device types such that one device type will not be damaged by the fabrication process of the other device type. One aspect of the method involves first depositing a masking layer over a portion of a substrate layer to isolate areas for the formation of a second device type. The first device type is then fabricated on the unmasked portion of the substrate. A first device is then protected by depositing a masking layer over the first device. Next, a portion of the masking layer over the substrate is removed to expose areas to form a second device type. The second device type is then fabricated on the unmasked portion of the substrate. Finally, the masking layer over the first device type is removed. | 02-11-2010 |
Chien-Lang Chou, Foster City, CA US
Patent application number | Description | Published |
---|---|---|
20110231848 | FORECASTING SYSTEMS AND METHODS - Improved methods and systems are provided for asynchronously updating forecast rollup numbers. The asynchronousity is achieved by decoupling the source data change from further manipulations of the source data, for example in calculating and updating forecast rollup numbers by user role hierarchy, layer by layer. An event message queue implementation can be used for asynchronous processing. The process works by dequeuing a batch of event messages and then deduping and sorting them before applying forecast logic. Forecast numbers are updated based on target data and then rolled up the user role levels by aggregating forecast numbers for all subordinate forecast data entries. | 09-22-2011 |
Chih-Ching Steve Chou, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120086866 | HYBRID ARCHITECTURE OF TV RECEIVING DEVICES - A hybrid architecture of a television (TV) receiving system is disclosed. The architecture includes two portions, a hardware portion and a software portion. The hardware portion includes a minimum amount of hardware to achieve operations of receiving a RF signal, producing an IF signal and outputting data representing the IP signal. The software portion, taking advantage of available computing power (e.g., high-speed microprocessor and a lot of memory) in a computing device and executed therein, includes one or more demodulators, all implemented in software. Each of the demodulators is implemented in accordance with one type of TV standard. Thus depending on the received data, a corresponding demodulator is activated to demodulate the received data and subsequently produces audio and video data. One of the advantages, benefits and objects in the present invention is to have a band of software-based demodulators, any of which may be updated or expanded whenever there is a new TV standard or modification to an existing standard. | 04-12-2012 |
Chin-Pao Chou, Shafter, CA US
Patent application number | Description | Published |
---|---|---|
20100068306 | COMPOSITIONS FOR ACCELERATING THE HEALING RESPONSE - An herbal composition capable of helping to speed the body's healing reaction to infection, and methods of treating wounds and infections using such a composition are provided. The composition provides an herbal medicine combining Rhizome of Chinese Goldthread, Indigo Naturalis, Menthae Arvensis, Alum, Bornolum Syntheticum, Catechu and Licorice, for external use, which can be applied topically to encourage the healing effect of a body and prevent or eliminate infection | 03-18-2010 |
Chuen Chou, Stanford, CA US
Patent application number | Description | Published |
---|---|---|
20090295190 | Aerodynamically activated front skirt for a vehicle - An active front skirt for a vehicle includes an airfoil positioned in an air stream existing when the vehicle is moving forward. An airfoil positioning mechanism attached to the vehicle and the airfoil allows the airfoil to move between a first position when the vehicle is at rest and a second position when the vehicle has attained an upper limit velocity, the airfoil being moved to the second position through interaction with the air stream. A retracting mechanism returns the airfoil to the first position. A movable front skirt connected to the airfoil correspondingly moves with the airfoil between raised and lowered positions. In the raised position, ground clearance of the skirt is increased. In the lowered position, the skirt deflects an increased portion of the air stream to lower aerodynamic drag on the vehicle. | 12-03-2009 |
C. James Chou, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20110021562 | TREATMENT OF FRIEDREICH'S ATAXIA USING HISTONE DEACETYLASE INHIBITORS - The invention provides methods of treating Friedreich's ataxia using histone deacetylase inhibitors. | 01-27-2011 |
20130210918 | TREATMENT OF FRIEDREICH'S ATAXIA USING HISTONE DEACETYLASE INHIBITORS - The invention provides methods of treating Friedreich's ataxia using histone deacetylase inhibitors. | 08-15-2013 |
20150080472 | TREATMENT OF FRIEDREICH'S ATAXIA USING HISTONE DEACETYLASE INHIBITORS - The invention provides methods of treating Friedreich's ataxia using histone deacetylase inhibitors. | 03-19-2015 |
Dao-Liang Chou, Berkleley, CA US
Patent application number | Description | Published |
---|---|---|
20090236152 | SYSTEM AND METHOD FOR DATA ORGANIZATION BY IDENTIFICATION - A system and method for data organization by identification. The system includes a bus, a processor coupled to the bus, a memory unit coupled to the bus, a writing element for allowing a user to create written items on a surface, and an optical detector coupled to the bus for detecting information on the surface. The system further includes software implemented on the processor which is responsive to a user selection of an identifier corresponding to a group of writing surfaces. The identifier is used to identify a data file corresponding to the group of writing surfaces. The software stores information based on writing on the group of writing surfaces. | 09-24-2009 |
David K.y. Chou, Hayward, CA US
Patent application number | Description | Published |
---|---|---|
20110197822 | ENHANCED PET CARRIER - A detachable pet carrier for housing a pet that allows the pet to rest on one or more of its interior surfaces. The pet carrier may include a roof that provides shelter for the rest area in the pet carrier's deployed configuration. The pet carrier may also include one or more bolsters on one or more of its interior surfaces to better define the boundaries of the rest area in the pet carrier's deployed configuration. The pet carrier may also include one or more pockets on its interior and or exterior surfaces. | 08-18-2011 |
20120192801 | ENHANCED PET CARRIER - A detachable pet carrier for housing a pet that allows the pet to rest on one or more of its interior surfaces. The pet carrier may include a roof that provides shelter for the rest area in the pet carrier's deployed configuration. The pet carrier may also include one or more bolsters on one or more of its interior surfaces to better define the boundaries of the rest area in the pet carrier's deployed configuration. The pet carrier may also include one or more pockets on its interior and or exterior surfaces. | 08-02-2012 |
Evan Chou, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20120117013 | METHOD AND SYSTEM FOR SELECTING A SYNCHRONOUS OR ASYNCHRONOUS PROCESS TO DETERMINE A FORECAST - In accordance with embodiments, there are provided mechanisms and methods for selecting a synchronous or asynchronous process to determine a forecast. These mechanisms and methods for such synchronous; asynchronous process selection can enable embodiments to determine forecasts for multiple users (e.g. with hierarchical relationships, etc.) over an arbitrary time interval. The ability of embodiments to provide forecasts that involve such a large amount of data in an effective way can enable forecasting that was otherwise infeasible due to resource limitations. | 05-10-2012 |
20120117014 | METHOD AND SYSTEM FOR SELECTING A SYNCHRONOUS OR ASYNCHRONOUS PROCESS TO DETERMINE A FORECAST - In accordance with embodiments, there are provided mechanisms and methods for selecting a synchronous or asynchronous process to determine a forecast. These mechanisms and methods for such synchronous/asynchronous process selection can enable embodiments to determine forecasts for multiple users (e.g. with hierarchical relationships, etc.) over an arbitrary time interval. The ability of embodiments to provide forecasts that involve such a large amount of data in an effective way can enable forecasting that was otherwise infeasible due to resource limitations. | 05-10-2012 |
20130041718 | METHOD AND SYSTEM FOR SELECTING A SYNCHRONOUS OR ASYNCHRONOUS PROCESS TO DETERMINE A FORECAST - In accordance with embodiments, there are provided mechanisms and methods for selecting a synchronous or asynchronous process to determine a forecast. These mechanisms and methods for such synchronous/asynchronous process selection can enable embodiments to determine forecasts for multiple users (e.g. with hierarchical relationships, etc.) over an arbitrary time interval. The ability of embodiments to provide forecasts that involve such a large amount of data in an effective way can enable forecasting that was otherwise infeasible due to resource limitations. | 02-14-2013 |
20140324540 | METHOD AND SYSTEM FOR SELECTING A SYNCHRONOUS OR ASYNCHRONOUS PROCESS TO DETERMINE A FORECAST - In accordance with embodiments, there are provided mechanisms and methods for selecting a synchronous or asynchronous process to determine a forecast. These mechanisms and methods for such synchronous/asynchronous process selection can enable embodiments to determine forecasts for multiple users (e.g. with hierarchical relationships, etc.) over an arbitrary time interval. The ability of embodiments to provide forecasts that involve such a large amount of data in an effective way can enable forecasting that was otherwise infeasible due to resource limitations. | 10-30-2014 |
20140330617 | Selecting a Synchronous or Asynchronous Process to Determine a Forecast - In accordance with embodiments, there are provided mechanisms and methods for selecting a synchronous or asynchronous process to determine a forecast. These mechanisms and methods for such synchronous/asynchronous process selection can enable embodiments to determine forecasts for multiple users (e.g. with hierarchical relationships, etc.) over an arbitrary time interval. The ability of embodiments to provide forecasts that involve such a large amount of data in an effective way can enable forecasting that was otherwise infeasible due to resource limitations. | 11-06-2014 |
Ger-Chih Chou, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120229184 | All Digital Serial Link Receiver with Low Jitter Clock Regeneration and Method Thereof - An apparatus and method for clock regeneration with low jitter. The method includes the following steps: (a) using a phase lock loop to generate a first clock that is phase locked to a reference clock; (b) using a binary phase detector for generating a phase error signal by detecting a timing difference between the input signal and a second clock; (c) filtering the phase error signal to generate a first control word and a second control word; (d) performing a phase rotation on the first clock by an amount controlled by the first control word to generate the second clock; (e) filtering the second control word to generate a third control word; (f) sampling the third control word to generate a fourth control word using a third clock; and (g) performing a phase rotation on the first clock by an amount controlled by the fourth control word to generate the third clock. Comparable features for performing these steps are provided in the apparatus. | 09-13-2012 |
Henry Chou, Anaheim, CA US
Patent application number | Description | Published |
---|---|---|
20120087249 | INTEGRATED SWITCH - Switching between communication ports of a notebook is typically accomplished using an off-chip local area network (LAN) switch or an off-chip high speed analog multiplexer. This off-chip component is disadvantageous for several reasons, including: added cost of an additional component; increased overall power consumption because transmit amplitude loss; and reduced cable reach and link performance due to hybrid mismatch and signal distortions. To reduce cost and preserve electrical and networking performance, an integrated switch is provided to multiplex signals of a networking communication chip to multiple network paths. | 04-12-2012 |
Hoi-Tauw Chou, San Ramon, CA US
Patent application number | Description | Published |
---|---|---|
20090193454 | RESTAMPING TRANSPORT STREAMS TO AVOID VERTICAL ROLLS - In one embodiment, a network device analyzes an encoded stream to identify a timing value included in a packet before a splice point. Next, the device determines a difference between identified timing value and a timing value included in a packet of the encoded segment to be spliced. In conjunction with splicing, the network device formats timing values of packets according to the determined difference, which improves play out of the spliced stream. | 07-30-2009 |
20100223394 | STREAM CONTROL FAILOVER UTILIZING AN ATTRIBUTE-DEPENDENT PROTECTION MECHANISM - A technique for managing the streaming of digital video content to multiple clients involves identifying an attribute of a content element that is streamed to a client and selecting a protection mechanism for the content element as a function of the attribute, wherein the protection mechanism enables streaming of the content element to the clients in the event of a resource failure. In an example, the identified attribute is an indication of the popularity of the content element (e.g., as measured by the number of active streams), such that the protection mechanism is selected as a function of the popularity of the content element. In an embodiment, protection mechanisms that offer a higher level of protection are selected for the more popular content elements and protection mechanisms that offer a lower level of protection are selected for the less popular content elements. | 09-02-2010 |
Hoi-Tauw Jozef Chou, San Ramon, CA US
Patent application number | Description | Published |
---|---|---|
20100198979 | MEDIA STREAMING THROUGH A NETWORK ADDRESS TRANSLATION (NAT) DEVICE - A method and system for managing media streaming between clients on a client side of a network and stream servers on a stream server side of the network, wherein communications between the client side and the stream server side require a network address translation (NAT), involves allowing the same stream server side IP address to be shared amongst multiple stream servers so that the stream servers can simultaneously use the same IP address to source different media sessions. Because the stream servers can simultaneously use the same IP address to source different media sessions, a media session can be switched from one stream server to a different stream server without triggering STUN signaling or a change in the NAT mapping. | 08-05-2010 |
20120023529 | VIRTUAL CONTENT STORE IN INTERACTIVE SERVICES ARCHITECTURE - A virtual content store may be provided. Upon receiving a request for a content stream from a subscriber at a regional headend, a central content vault may be examined to determine whether the content stream is available. Once the content stream is determined to be available in the central content vault, a streaming session may be established to the subscriber from the regional headend. The content stream may be retrieved from the central content vault and provided to the subscriber via the streaming session. | 01-26-2012 |
Howard Chou, Redwood City, CA US
Patent application number | Description | Published |
---|---|---|
20110035673 | METHOD FOR INTEGRATING APPLICATIONS IN AN ELECTRONIC ADDRESS BOOK - A method for integrating interactions in an address book application that includes managing a plurality of contacts of an electronic address book, identifying a contact with a relationship to an interaction service, collecting dynamic information corresponding to the identified contact, and facilitating an interaction using the dynamic information. | 02-10-2011 |
Ivans S. Chou, Chula Vista, CA US
Patent application number | Description | Published |
---|---|---|
20090304243 | IMAGE PROCESSING SYSTEM AND METHODS FOR ALIGNING SKIN FEATURES FOR EARLY SKIN CANCER DETECTION SYSTEMS - Embodiments of an image processing system and methods for aligning features suitable for use in early skin-cancer detection systems are described herein. Corresponding skin features between a reference image and a later-captured image are precisely aligned. Curvatures are used to align body outlines of corresponding images using body-background masks. An initial-displacement flowfield map, generated from the aligned body outlines, may be applied to a filtered version of the later-captured image to generate a pre-warped image. The pre-warped image and a filtered version of the reference image are divided into a plurality of overlapping chips and a correlation is performed between corresponding chips. A transformation map may be generated based on the chip correlations. This chipping process may be iterated for successively smaller chip sizes to generate a final transform map which may be applied to the later-captured image to generate a registered image having its skin features aligned with the reference image. | 12-10-2009 |
20100232773 | IMAGING STATION AND METHOD FOR REPEATABLE ALIGNMENT OF IMAGES - Embodiments of an imaging station and method for repeatable alignment of images are generally described herein. In some embodiments, the imaging station includes a rotatable stage and a monostand. The rotatable stage may include a structure to support sets of handles for positioning of a subject's hands for at least some of the body poses. A camera is positioned on the monostand for capturing images of the subject and is configured to allow the camera to be repeatably positioned with respect to the rotatable stage for each body pose. | 09-16-2010 |
Jack Weichieh Chou, Los Altos, CA US
Patent application number | Description | Published |
---|---|---|
20110004520 | SYSTEM TO PRESENT BUSINESS NETWORK NOTIFICATIONS IN CONJUNCTION WITH DISPLAY ADVERTISEMENTS - Some embodiments of the present invention provide a mechanism for displaying in conjunction with a display advertisement one or more social network notifications or business network notifications generated from an online or web-based social/business networking service. The social/business network notifications displayed to a particular user generally include content that is associated with persons to whom the particular user is connected via a person-to-person connection established via the social/business networking service, and content that has some nexus to the display advertisement. In some instances, the network notification may relate to an interaction that a user has had with one or more services provided by the business or social networking service. | 01-06-2011 |
20130226709 | METHODS AND SYSTEMS TO PRESENT NETWORK NOTIFICATIONS IN CONJUNCTION WITH DISPLAY ADVERTISEMENTS - Some embodiments of the present invention provide a mechanism for displaying in conjunction with a display advertisement one or more social network notifications or business network notifications generated from an online or web-based social/business networking service. The social/business network notifications displayed to a particular user generally include content that is associated with persons to whom the particular user is connected via a person-to-person connection established via the social/business networking service, and content that has some nexus to the display advertisement. In some instances, the network notification may relate to an interaction that a user has had with one or more services provided by the business or social networking service. | 08-29-2013 |
Jason Chou, Walnut Creek, CA US
Patent application number | Description | Published |
---|---|---|
20090073432 | APPARATUS AND METHOD FOR RAMAN SPECTROSCOPY AND MICROSCOPY WITH TIME DOMAIN SPECTRAL ANALYSIS - An apparatus and method for measuring Raman-type spectra using optical dispersion to convert an optical spectrum into a waveform which can be detected directly in the time domain without the use of a conventional spectrometer. In the example of stimulated Raman spectroscopy, the apparatus and method exposes a sample to a chirped, pulsed probe beam and a Raman pump beam and the resulting Raman spectra is detected by an optical detector in the time domain, and analyzed. Alternatively, the Raman spectra from the probe and pump beams is chirped with a dispersive element prior to detection and analysis. Each probe pulse provides a snapshot of the Raman spectrum that is sampled in time so that neither repetitive waveforms nor static samples are required. Therefore, high speed acquisitions and high throughput assays can be conducted. To facilitate detection, these spectral signals can also be amplified using distributed Raman amplification directly in the dispersive element. | 03-19-2009 |
20140146234 | SIGNAL DIGITIZING SYSTEM AND METHOD BASED ON AMPLITUDE-TO-TIME OPTICAL MAPPING - A signal digitizing system and method based on analog-to-time optical mapping, optically maps amplitude information of an analog signal of interest first into wavelength information using an amplitude tunable filter (ATF) to impress spectral changes induced by the amplitude of the analog signal onto a carrier signal, i.e. a train of optical pulses, and next from wavelength information to temporal information using a dispersive element so that temporal information representing the amplitude information is encoded in the time domain in the carrier signal. Optical-to-electrical conversion of the optical pulses into voltage waveforms and subsequently digitizing the voltage waveforms into a digital image enables the temporal information to be resolved and quantized in the time domain. The digital image may them be digital signal processed to digitally reconstruct the analog signal based on the temporal information with high fidelity. | 05-29-2014 |
Jason (chih-Hsien) Chou, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120094542 | CARD EDGE CONNECTOR HAVING LESS RESONANCE - A card edge connector for use with a daughter board, and comprises an insulative elongated housing extending along a longitudinal direction, and defining opposite first and second side walls and a central slot formed therebetween for receiving the daughter board therein, a plurality of contacts each defining a retention portion retained in the housing, a resilient contact portion extending into the central slot from an upper portion of the retention portion for contacting with the daughter board, and a solder tail extending out of the housing form a lower portion of the retention portion. Wherein the contacts include a first row of contacts disposed in the first side wall, and a second row of contacts disposed in the second side wall. The first row of contacts have at least two adjacent grounding contacts electrically connected with each other during the contact portions of the contacts are contacting with the daughter board. | 04-19-2012 |
Jerry Chou, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20100020687 | Proactive Surge Protection - A system for protecting a network from a traffic surge includes a data collection module, an allocation module, and a traffic flow module. The data collection module is configured to obtain network utilization information for a plurality of traffic flows. The allocation module is configured to determine an optimal bandwidth allocation for each of the plurality of traffic flows. The traffic flow module is configured to preferentially drop network packets for a traffic flow exceeding the optimal bandwidth allocation. | 01-28-2010 |
20100020688 | Systems and Methods for Proactive Surge Protection - A system for protecting a network from a traffic surge includes a data collection module, an allocation module, and a traffic flow module. The data collection module is configured to obtain network utilization information for a plurality of traffic flows. The allocation module is configured to determine a bandwidth allocation to minimize a drop probability for the plurality of traffic flows. The traffic flow module is configured to preferentially drop network packets for a traffic flow exceeding the optimal bandwidth allocation. | 01-28-2010 |
Jim Chou, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120260122 | Video conferencing with multipoint conferencing units and multimedia transformation units - In one embodiment, a method includes receiving at a multimedia transformation unit, media streams from a plurality of endpoints, transmitting audio components of the media streams to a multipoint conferencing unit, receiving an identifier from the multipoint conferencing unit identifying one of the media streams as an active speaker stream, processing at the multimedia transformation unit, a video component of the active speaker stream, and transmitting the active speaker stream to one or more of the endpoints without transmitting the video component to the multipoint conferencing unit. An apparatus is also disclosed. | 10-11-2012 |
20130021428 | Adaptation of video for use with different number of cameras and displays at endpoints - In one embodiment, a method includes identifying priority objects in a composite image created from one or more input video streams, processing the composite image, and generating a plurality of output video streams. The output video streams correspond to display screens available for viewing the output video streams and the number of output video streams is different than the number of input video streams. Processing the composite image includes positioning the priority objects to prevent placement of the priority objects at a location extending over two of the display screens. An apparatus is also disclosed. | 01-24-2013 |
20130141518 | VIDEO BANDWIDTH OPTIMIZATION - In one embodiment, a method includes receiving at a network device, video from a first endpoint, analyzing the video received from the first endpoint, processing video received from a second endpoint based on the analyzed video to optimize bandwidth between the network device and the first endpoint, and transmitting the processed video to the first endpoint. An apparatus is also disclosed. | 06-06-2013 |
Jim-Son Chou, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20110054263 | Replaceable LED illumination assembly for medical instruments - A replaceable LED assembly for medical instruments and medical devices including at least one LED(light emitting diode) to be used with the medical instruments that are using incandescent lamps or xenon lamps as illumination source. This LED illumination assembly will also allow exchange of LED lamp's without the use of heat, solder, mechanical tools or physical force beyond the use of hand pressure. | 03-03-2011 |
20120041552 | Implantable Devices and Methods for Measuring Intraocular, Subconjunctival or Subdermal Pressure and/or Analyte Concentration - Methods, apparatus and systems for measuring pressure and/or for quantitative or qualitative measurement of analytes within the eye or elsewhere in the body. Optical pressure sensors and/or optical analyte sensors are implanted in the body and light is cast from an extracorporeal light source, though the cornea, conjunctiva or dermis, and onto a reflective element located within each pressure sensor or analyte sensor. The position or configuration of each sensor's reflective element varies with pressure or analyte concentration. Thus, the reflectance spectra of light reflected by the sensors' reflective elements will vary with changes in pressure or changes in analyte concentration. A spectrometer or other suitable instrument is used to process and analyze the reflectance spectra of the reflected light, thereby obtaining an indication of pressure or analyte concentration adjacent to the sensor(s). The wavelength of the interrogating beam of light may vary to control out potential interference or inaccuracies in the system. | 02-16-2012 |
Jing-Pei (connie) Chou, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20080268645 | METHOD FOR FRONT END OF LINE FABRICATION - In one embodiment, a method for removing native oxides from a substrate surface is provided which includes supporting a substrate containing silicon oxide within a processing chamber, generating a plasma of reactive species from a gas mixture within the processing chamber, cooling the substrate to a first temperature of less than about 65° C. within the processing chamber, and directing the reactive species to the cooled substrate to react with the silicon oxide thereon while forming a film on the substrate. The film usually contains ammonium hexafluorosilicate. The method further provides positioning the substrate in close proximity to a gas distribution plate, and heating the substrate to a second temperature of about 100° C. or greater within the processing chamber to sublimate or remove the film. The gas mixture may contain ammonia, nitrogen trifluoride, and a carrier gas. | 10-30-2008 |
20090111280 | METHOD FOR REMOVING OXIDES - A method for removing native oxides from a substrate surface is provided. In one embodiment, the method comprises positioning a substrate having an oxide layer into a processing chamber, generating a plasma of a reactive species from a gas mixture within the processing chamber, exposing the substrate to the reactive species while forming a volatile film on the substrate and maintaining the substrate at a temperature below 65° C., heating the substrate to a temperature of at least about 75° C. to vaporize the volatile film and remove the oxide layer, and depositing a first layer on the substrate after heating the substrate. | 04-30-2009 |
20140076234 | MULTI CHAMBER PROCESSING SYSTEM - A multi-chamber processing system includes a transfer chamber, a first processing chamber outfitted to perform CVD, a second processing chamber, and a robot positioned to transfer substrates between the transfer chamber, the first processing chamber, and the second processing chamber. The second processing chamber may include one or a combination of a first electrode and a second electrode comprising a plasma cavity formed therein. | 03-20-2014 |
Jing-Pei(connie) Chou, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20110223755 | METHOD FOR REMOVING OXIDES - A method for removing native oxides from a substrate surface is provided. In one embodiment, the method comprises positioning a substrate having an oxide layer into a processing chamber, generating a plasma of a reactive species from a gas mixture within the processing chamber, exposing the substrate to the reactive species while forming a volatile film on the substrate and maintaining the substrate at a temperature below 65° C., heating the substrate to a temperature of at least about 75° C. to vaporize the volatile film and remove the oxide layer, and depositing a first layer on the substrate after heating the substrate. | 09-15-2011 |
20120244704 | METHOD FOR REMOVING OXIDES - A method for removing native oxides from a substrate surface is provided. In one embodiment, the method comprises positioning a substrate having an oxide layer into a processing chamber, exposing the substrate to a gas mixture while forming a volatile film on the substrate and maintaining the substrate at a temperature below 65° C., heating the substrate to a temperature of at least about 75° C. to sublimate the volatile film and remove the oxide layer, and depositing a first layer on the substrate after heating the substrate. | 09-27-2012 |
Joseph Chou, Temple City, CA US
Patent application number | Description | Published |
---|---|---|
20100046233 | LED lighting apparatus - A LED light apparatus includes a conical reflection housing and a LED light source. The reflection housing has a vertex, a light opening aligning with the vertex, an inner flat reflection surface. The LED light source includes a light head alignedly pointing towards the vertex, wherein when the light head generates light a first portion of the light is accumulatively reflected by the reflection surface towards the light opening while a second portion of the light is projected towards the non-reflection arrangement to prevent the second portion of the light being reflected back to the light source for minimizing a black spot occurring at the light opening. Accordingly, the wide light pattern is refocused into a narrow beam pattern to improve the lighting efficiency. The distribution of the light output is regulated, and the heat generation is reduced. | 02-25-2010 |
20100271827 | LED linear reflection lighting - A LED lighting includes an illuminator and a reflection housing. The illuminator provides the light. The reflection housing receives and holds the illuminator, and patterns the light illuminated by the illuminator. The reflection housing includes an illuminator end, a linear reflection surface, and a light opening. The illuminator end, the linear reflection surface, and the light opening define a conical cavity which has a shape of right circular cone. The illuminator end is at the apex of the conical cavity, the lighting opening is at the bottom of the conical cavity with a circular shape, and the conical linear reflection surface is the lateral surface of the conical cavity. | 10-28-2010 |
Joyce Ching Tsu Chou, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20120148586 | GLUCAGON-LIKE PROTEIN-1 RECEPTOR (GLP-1R) AGONISTS FOR TREATING AUTOIMMUNE DISORDERS - Glucagon-like peptide-1 receptor (GLP-1R) agonists are provided for reducing leukocyte invasion of the central nervous system in autoimmune diseases such as multiple sclerosis. GLP-1R agonists include, e.g., naturally-occurring agonists, such as exendin-4, as well as GLP-1R agonist peptides linked to antibodies. | 06-14-2012 |
Kevin Chou, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20110087478 | Systems and Methods of Efficient Library Characterization for Integrated Circuit Cell Libraries - A method of efficient library characterization of a circuit of a logic gate having a plurality of transistors and a plurality of nodes defining interconnection points in the circuit is disclosed. The method includes determining a plurality of vectors for a plurality of arcs. Each of the plurality of vectors represents possible data bits to inputs and nodes of the logic gate. The method selects a plurality of substantially distinct vectors from the plurality of vectors for each of the plurality of arcs, and performs circuit pruning for each of the plurality of substantially distinct vectors, taking each one substantially distinct vector at a time. The circuit pruning includes identifying an active circuit for each vector. The active circuit is identified by determining which circuit features are activated when applying a particular one of the substantially distinct vectors. Then, the circuit simulations limited to a plurality of transistors in the active circuit are performed. The circuit pruning and circuit simulations are repeated for remaining ones of the plurality of substantially distinct vectors. The results of the circuit simulations are then stored on a non-volatile compute readable media, for each active circuit corresponding to each of the plurality of substantially distinct vectors. | 04-14-2011 |
Ku-Yang Chou, San Jose, CA US
Patent application number | Description | Published |
---|---|---|
20110176270 | SYSTEM RACK FOR ACCESSING HARD DISKS IN DUAL DIRECTIONS - A system rack includes a casing and a tray connected therein. Both sides of the casing are provided with a first opening and a second opening respectively. A first accommodating region and a second accommodating region are provided respectively adjacent to the first opening and the second opening. A portion of hard disks received in the first accommodating region can be accessed from the first opening. The second accommodating region is partitioned horizontally into a hard disk zone and a tray zone. The remaining portion of the hard disks received in the second accommodating region can be accessed from the second opening. The casing is provided with a pair of rail seats in the tray zone. The tray is connected in the tray zone. The tray is provided with a pair of rails to correspond to the rail seats. With this structure, the hard disks received in the system rack can be accessed in dual directions, thereby receiving more hard disks in the casing. | 07-21-2011 |
20120312516 | TWO-LAYER WIND-GUIDING SHROUD - A two-layer wind-guiding shroud includes a base. The interior of the base includes a first wind-guiding channel and a second wind-guiding channel longitudinally overlapped with each other. The first wind-guiding channel has a first wind entrance and a first wind exit. The second wind-guiding channel has a second wind entrance and a second wind exit. The first wind exit and the second wind exit are staggered. By this arrangement, the airflow generated by a fan can be guided into different wind-guiding channels toward different locations, thereby increasing the heat-dissipating efficiency of the fan. | 12-13-2012 |
Kyson Xiaohuai Chou, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20100196335 | Methods and Compositions for Regulated Expressions of Nucleic Acid at Post-Transcriptional Level - The present invention provides an isolated nucleic acid comprising: a) at least one first nucleotide sequence encoding a heterologous nucleotide sequence of interest; and b) at least two second heterologous nucleotide sequences, wherein each second heterologous nucleotide sequences comprises: i) a first set of splice elements defining a first intron that is removed by splicing to produce a first RNA molecule that imparts a biological function in the absence of activity at a second set of splice elements; and ii) the second set of splice elements defining one or more introns different from said first intron, wherein said one or more introns different from said first intron are removed by splicing to produce no RNA molecule and/or a second RNA molecule that docs not impart a biological function, when said second set of splice elements is active. Further provided are methods of using the nucleic acid of this invention to regulate transgene expression. | 08-05-2010 |
20100303776 | Methods and compositions for regulated expression of multiple nucleic acids - The present invention provides a cell comprising a first heterologous nucleic acid construct and a second heterologous nucleic acid construct, wherein each of said first and second heterologous nucleic acid constructs comprises: A. a first nucleotide sequence encoding a nucleotide sequence of interest (NOI); and B. a second intronic nucleotide sequence comprising: i) a first set of splice elements defining a first intron that is removed by splicing to produce a first RNA molecule encoded by said first nucleotide sequence in the absence of activity at a second set of splice elements; and ii) the second set of splice elements defining a second intron different from said first intron, wherein said second intron is removed by splicing to produce no RNA molecule and/or to produce a second RNA molecule that is not encoded by said first nucleotide sequence, wherein each said first nucleotide sequence of each of said first and second heterologous nucleic acid constructs is different from one another and wherein each said second intronic nucleotide sequence of each of said first and second heterologous nucleic acid constructs is different from one another. | 12-02-2010 |
Lee-Wei Chou, Pinole, CA US
Patent application number | Description | Published |
---|---|---|
20090114674 | AUTOMATIC CONTINUOUS SPRAYER AND RELATED METHOD THEREOF - The sprayer of the present invention has a conventional first lever and a second lever with continuous teeth along an edge. When the first lever is engaged, the second lever drives a gear set which in turn engages a rotatable piece inside a gravity wheel. Two blocks at the ends of the rotatable piece, as the rotatable piece turns, intermittently press some ratchets inside the gravity wheel to turn the gravity wheel as well. The gravity wheel in turn drives an eccentric gear with a shaft attached to it so that the shaft is put into continuous back-and-forth movement to work on a pump of the sprayer. As such, a number of sprays are produced continuously with a single engagement of the first lever. | 05-07-2009 |
20090114683 | AUTOMATIC CONTINUOUS SPRAYER WITH ENERGY STORAGE ELEMENT AND RELATED METHOD THEREOF - The sprayer of the present invention has a conventional first lever and a second lever with continuous teeth along an edge. When the first lever is engaged, the second lever drives a rotatable piece inside a gravity wheel. Two blocks at the ends of the rotatable piece, as the rotatable piece turns, press some ratchets inside the gravity wheel to turn the gravity wheel. The gravity wheel in turn drives a gear set connected to an energy storage element such as a winding spring. The gear set further engages an eccentric gear with a shaft attached to it so. As the energy storage element is wound and unwound, the shaft is put into continuous back-and-forth movement to work on a pump of the sprayer. As such, a number of sprays are produced continuously. | 05-07-2009 |
Marilyn M. Chou, Oakland, CA US
Patent application number | Description | Published |
---|---|---|
20110190746 | CONTACT LASER ABLATION OF TISSUE - Apparatus and methods are described for laser ablation of tissue. The apparatus and methods utilize a laser source coupled to a fiberoptic laser delivery device and a laser driver and control system with features for protection of the laser delivery device, the patient, the operator and other components of the laser treatment system. Advantageously, the laser source may utilize laser diodes operating at approximately 975 nm, 1470 nm, 1535 nm or 1870 nm wavelengths with a laser power output of at least 60 watts, preferably greater than 80 watts and most preferably 120-150 watts or higher. The invention, which has broad medical and industrial applications, is described in relation to a method for treatment of benign prostatic hyperplasia (BPH) by contact laser ablation of the prostate (C-LAP). | 08-04-2011 |
20120232534 | MULTI-WAVELENGTH LASER AND METHOD FOR CONTACT ABLATION OF TISSUE - A multi-wavelength laser apparatus and methods for laser ablation of tissue are described. The apparatus and methods utilize a laser source emitting at two or more wavelengths coupled to a fiberoptic laser delivery device and a laser driver and control system with features for protection of the laser delivery device, the patient, the operator and other components of the laser treatment system. A fiber tip protection system limits damage to the fiberoptic laser delivery device, thereby allowing the multi-wavelength laser to be operated in a tissue contact mode. The invention, which has broad medical and industrial applications, is described in relation to a method for treatment of benign prostatic hyperplasia (BPH) by contact laser ablation of the prostate (C-LAP) using a technique of touch and pullback laser ablation of the prostate (TapLAP). | 09-13-2012 |
Michael Chou, San Marcos, CA US
Patent application number | Description | Published |
---|---|---|
20090028225 | Modular Satellite Transceiver - A modular satellite transceiver is provided according to some embodiments of the disclosure. The modular transceiver may include an RF module and a back end module. The RF module may operate in a first band, and may include, for example, one or more antennas, an RF front end module, an up converter, a down converter, an analog-to-digital converter, and a digital-to-analog converter. The back end module may include various digital processing components and/or modules. The RF module may be removably coupled with the back end module such that the RF module may be replaced with another RF module operating in a second band. During transmission the back end module may provide at least one digital signal to the RF module; and during reception the RF module provides at least one digital signal to the back end module. | 01-29-2009 |
Mingjen Chou, Saratoga, CA US
Patent application number | Description | Published |
---|---|---|
20110012307 | Mar-jar card game - A mar-jar card game includes the steps of providing a Banker and multiple Players; providing a deck of cards each having an assigned value; dealing two cards from the deck of cards to Banker and each Player in sequence that the cards form a paired hand or a non-paired hand; comparing a hand strength of the Banker with each Player, wherein the hand strength of the paired hand is stronger than the hand strength of the non-paired hand, wherein the hand strength of the non-paired hand is determined by counting point values of the Banker and Players that the assigned values of the two cards of each of the Banker and the Players are summed up; determining by the Banker and each of the Players whether a third card is desired; and declaring by the Banker one or more winners. | 01-20-2011 |
Pai Chou, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20120059283 | SYSTEM FOR EVALUATING INFANT MOVEMENT - A system and method for measuring movements, utilizing one or more wireless accelerometers attached to one or more limbs of a human subject for the purpose of determining certain temporal and spatial gestures of the subject. | 03-08-2012 |
Paul Chou, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20110066787 | METHOD AND SYSTEM FOR SECURELY PROGRAMMING OTP MEMORY - A semiconductor chip may be operable to receive and copy an OTP programming vector presented by the semiconductor chip programming device into its memory after it boots up from the boot read-only memory (ROM). The OTP programming vector which is a computer program may comprise an encrypted data to be programmed into the one-time programmable (OTP) memory in the semiconductor chip and may be signed with an electronic signature. The semiconductor chip may be operable to authenticate the OTP programming vector in the memory. The authenticated OTP programming vector in the memory may be executed to decrypt the data and program the data in a random data format into the OTP memory and then report the status via one or more general purpose input/output (GPIO) pins on the semiconductor chip. | 03-17-2011 |
20110066835 | METHOD AND SYSTEM FOR SECURELY PROTECTING A SEMICONDUCTOR CHIP WITHOUT COMPROMISING TEST AND DEBUG CAPABILITIES - A semiconductor chip may be operable to block the debug interfaces when the semiconductor chip boots up from the boot read-only memory (ROM). The semiconductor chip may be operable to authenticate a debug certificate received by the semiconductor chip and enable one or more debug interfaces in the semiconductor chip based on the information resulting from the authentication of the debug certificate. The debug certificate may be in a form of a cryptographic public key certificate. A unique device ID which may be generated at boot and stored in the memory may be used by the semiconductor chip to authenticate the debug certificate. The device ID may be generated using the cryptographic public key that is stored in the one-time programmable (OTP) memory in the semiconductor chip and a cryptographic hash algorithm. | 03-17-2011 |
20110067110 | METHOD AND SYSTEM FOR HARDWARE ENFORCED VIRTUALIZATION IN AN INTEGRATED CIRCUIT - Aspects of a method and system for hardware enforced virtualization in an integrated circuit are provided. In this regard, a mode of operation of an integrated circuit may be controlled such that the integrated circuit alternates between a secure mode of operation and an open mode of operation. Various resources of the integrated circuit may be designated as open or secure, and secure resources may be made inaccessible while the integrated circuit operates in the open mode. Access to the secure resources may be controlled based on a configuration of one or more registers and/or switching elements. Resources designated as secure may comprise, for example, a one-time-programmable memory. The integrated circuit may comprise ROM and/or one-time-programmable memory that stores one or more instructions, wherein execution of the one or more instructions may control transitions between the secure mode and the open mode. | 03-17-2011 |
20110191562 | Apparatus and method for partitioning, sandboxing and protecting external memories - A technique to provide an integrated circuit that performs memory partitioning to partition a memory into a plurality of regions, in which the memory is accessed by a plurality of heterogeneous processing devices that operate to access the memory. The integrated circuit also assigns a security level for each region of the memory and permits a memory access by a transaction to a particular region of the memory, only when a level of security assigned to the transaction meets or exceeds the assigned security level for the particular region. The integrated circuit also performs sandboxing by assigning which of the plurality of processing devices are permitted access to each of the plurality of regions. The integrated circuit may implement only the security level function or only the sandboxing function, or the integrated circuit may implement them both. In some instances, a scrambling/descrambling function is included to scramble/descramble data. In one application, the integrated circuit is included within a mobile phone. | 08-04-2011 |
20110191599 | Apparatus and method for providing hardware security - A technique to provide a hardware security module that provides a secure boundary for retention of a secure key within the secure boundary and prevention of unauthorized accesses from external sources outside of the secure boundary to obtain the secure key. The hardware security module includes a security processor to unwrap and authenticate a secure key within the secure boundary to decrypt or encrypt data and to provide data through a single interface that communicates with external sources, so that all data transfers between the secure boundary, formed by the hardware security module, and external sources are transferred only through the interface. The hardware security module ensures no unwrapped key leaves the secure boundary established by the hardware security module. | 08-04-2011 |
20130047272 | INTEGRATED CIRCUIT FOR PREVENTING CHIP SWAPPING AND/OR DEVICE CLONING IN A HOST DEVICE - An integrated circuit is disclosed that can be included in a host electronic device that can be commonly manufactured, where the integrated circuit can be designated (“locked”) for a specific manufacturer, thereby substantially reducing the likelihood that a third party will be able to successfully clone a host electronic device manufactured by the specific manufacturer and/or swap the chip containing the integrated circuit for one having more enabled features. The integrated circuit includes an ID module that can be programmed after fabrication. Components within the integrated circuit designate manufacturer-specific configurations (e.g., address mapping, pin routing and/or vital function releasing) based on the programmed manufacturer ID. As a result, once the integrated circuit has been programmed with the manufacturer ID, the integrated circuit will function correctly only within a host device manufactured by the manufacturer associated with the programmed manufacturer ID. | 02-21-2013 |
20150052367 | APPARATUS AND METHOD FOR PROVIDING HARDWARE SECURITY - A technique to provide a hardware security module that provides a secure boundary for retention of a secure key within the secure boundary and prevention of unauthorized accesses from external sources outside of the secure boundary to obtain the secure key. The hardware security module includes a security processor to unwrap and authenticate a secure key within the secure boundary to decrypt or encrypt data and to provide data through a single interface that communicates with external sources, so that all data transfers between the secure boundary, formed by the hardware security module, and external sources are transferred only through the interface. The hardware security module ensures no unwrapped key leaves the secure boundary established by the hardware security module. | 02-19-2015 |
Paul L. Chou, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20110314257 | DISTRIBUTED MICRO INSTRUCTIONS SET PROCESSOR ARCHITECTURE FOR HIGH-EFFICIENCY SIGNAL PROCESSING - A wireless communication system hosts a plurality of processes in accordance with a communication protocol. The system includes application specific instruction set processors (ASISPs) that provided computation support for the process. Each ASISP is capable of executing a subset of the functions of a communication protocol. A scheduler is used to schedule the ASISPs in a time-sliced algorithm so that each ASISP supports several processes. In this architecture, the ASISP actively performs computations for one of the supported processes (active process) at any given time. The state information of each process supported by a particular ASISP is stored in a memory bank that is uniquely associated with the ASISP. When a scheduler instructs an ASISP to change which process is the active process, the state information for the inactivated process is stored in the memory bank and the state information for the newly activated process is retrieved from the memory bank. | 12-22-2011 |
20120272042 | DISTRIBUTED MICRO INSTRUCTIONS SET PROCESSOR ARCHITECTURE FOR HIGH-EFFICIENCY SIGNAL PROCESSING - A wireless communication base station comprising a plurality of application specific instruction set processors (ASISPs) configured to support one or more processes hosted by the base station, and to track process state information associated with each of the processes; and a memory configured to store the tracked process state information, and when an ASISP of the plurality of ASISPs is reallocated from a first process to a second process, the respective ASISP is configured to retrieve from the memory process state information for the second process. | 10-25-2012 |
20130346726 | DISTRIBUTED MICRO INSTRUCTION SET PROCESSOR ARCHITECTURE FOR HIGH-EFFICIENCY SIGNAL PROCESSING - A wireless communication system hosts a plurality of processes in accordance with a communication protocol. The system includes application specific instruction set processors (ASISPs) that provided computation support for the process. Each ASISP is capable of executing a subset of the functions of a communication protocol. A scheduler is used to schedule the ASISPs in a time-sliced algorithm so that each ASISP supports several processes. In this architecture, the ASISP actively performs computations for one of the supported processes (active process) at any given time. The state information of each process supported by a particular ASISP is stored in a memory bank that is uniquely associated with the ASISP. When a scheduler instructs an ASISP to change which process is the active process, the state information for the inactivated process is stored in the memory bank and the state information for the newly activated process is retrieved from the memory bank. | 12-26-2013 |
Paul Lee Chou, Santa Clara, CA US
Patent application number | Description | Published |
---|---|---|
20120331290 | Method and Apparatus for Establishing Trusted Communication With External Real-Time Clock - Embodiments of the present invention provide systems and methods to enable secure communication between a host processor and external real time counter (RTC) logic. In an embodiment, the host processor generates a message including a command to an external device containing the RTC. The external device verifies a Message Authentication Code (MAC) included in the message and responds to the command. Embodiments of the present invention advantageously provide a dedicated power domain for the external RTC logic while guarding against third party attacks on the RTC logic and the communication between the RTC logic and the host processor. | 12-27-2012 |
Peter Hungye Chou, Sunnyvale, CA US
Patent application number | Description | Published |
---|---|---|
20080253448 | METHOD AND SYSTEM FOR RATE CONTROL - A method and system are provided for encoding a picture. The method includes encoding the picture into a first encoded picture using a first universal quantizer. If a size of the first encoded picture is greater than a maximum picture size, the method includes encoding the picture into a second encoded picture using a second universal quantizer. Before a second-pass encoding, the target size and maximum size for each slice is determined. During the second pass encoding, if a size of the encoded slice is greater than the maximum slice size, the method includes encoding the slice using a third local quantizer. If a size of the encoded slice is still greater than a maximum slice size, the method includes dropping coefficients from the encoded slice to ensure that the encoded size never exceeds the maximum size. | 10-16-2008 |
20080253461 | METHOD AND SYSTEM FOR VIDEO ENCODING AND DECODING - Methods and systems are provided for encoding and decoding a video stream. Each picture in a video stream can be divided into slices, each of which contains a contiguous row of macroblocks. All the blocks corresponding to a single video component within each slice can then be used as the basis for encoding the picture. By decomposing each picture into slices, the video stream can be efficiently converted for displays of varying size and/or quality. The encoded bitstream can include a slice table to allow direct access to each slice without reading the entire bitstream. Each slice can also be processed independently, allowing for parallelized encoding and/or decoding. | 10-16-2008 |
20080253463 | METHOD AND SYSTEM FOR VIDEO ENCODING AND DECODING - Methods and systems are provided for encoding and decoding a video stream. Each picture in a video stream can be divided into slices, each of which contains a contiguous row of macroblocks. All the blocks corresponding to a single video component within each slice can then be used as the basis for encoding the picture. By decomposing each picture into slices, the video stream can be efficiently converted for displays of varying size and/or quality. The encoded bitstream can include a slice table to allow direct access to each slice without reading the entire bitstream. Each slice can also be processed independently, allowing for parallelized encoding and/or decoding. | 10-16-2008 |
20140064382 | METHOD AND SYSTEM FOR VIDEO ENCODING AND DECODING - Methods and systems are provided for encoding and decoding a video stream. Each picture in a video stream can be divided into slices, each of which contains a contiguous row of macroblocks. All the blocks corresponding to a single video component within each slice can then be used as the basis for encoding the picture. By decomposing each picture into slices, the video stream can be efficiently converted for displays of varying size and/or quality. The encoded bitstream can include a slice table to allow direct access to each slice without reading the entire bitstream. Each slice can also be processed independently, allowing for parallelized encoding and/or decoding. | 03-06-2014 |
Peter Leekuo Chou, Orange, CA US
Patent application number | Description | Published |
---|---|---|
20120322281 | FLIP-COVERED PORTABLE MEMORY STORAGE DEVICE - A portable memory storage device with a miniaturized memory storage assembly package with electrical contacts that further includes a casing, the casing holding the memory package and having a first end portion, a cover, the cover being rotatable about the first end portion of the casing, and at least a plug for engaging the cover and the casing and being fitted about the first end portion of the casing. When the cover is rotated about the first end portion of the casing to selectively cover or expose the electrical contacts, the plug rotates about the first end portion with the cover. Further, the first end portion includes a groove on an interior side surface, and when the cover is at a first locked state, a projection of the plug abuts against a side of the groove. The electrical contacts can be formed in accordance with the USB Specification. | 12-20-2012 |
Peter Lee Kuo Chou, Orange, CA US
Patent application number | Description | Published |
---|---|---|
20110300752 | THUMB DRIVE CHASSIS STRUCTURE - A thumb drive with a miniaturized memory storage assembly package that employs an extended chassis structure to support the miniaturized memory device within an ergonomically designed casing that is also simple to manufacture. The miniaturized memory storage assembly has a flexible latch projection extending from its side that mates with a complimentary latch aperture in the side of the connector housing. Downwardly projecting tongues in the top surface of the connector housing also prevent movement of the assembly within the housing. The elongated platform chassis extending rearwardly from the USB connector housing snaps in place in an ergonomically designed thumb drive case. | 12-08-2011 |
20130109235 | THUMB DRIVE CHASSIS STRUCTURE | 05-02-2013 |
Phillip Y. Chou, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20090178821 | Modular Rack for Mounting Avionics Equipment - A modular rack for mounting avionics equipment comprises an upper rectangular frame, a lower rectangular frame, and a plurality of struts interconnecting the upper rectangular frame and the lower rectangular frame. Each strut is at least partially formed of an electrically conductive carbon fiber composite material and includes at least one flange extending substantially orthogonal to the strut. The flange includes a plurality of mounting holes to allow avionics equipment to be mounted to the rack. A method of mounting avionics equipment in an aircraft is also provided. | 07-16-2009 |
Quin Chou, Camarillo, CA US
Patent application number | Description | Published |
---|---|---|
20090081676 | METHODS OF USING FET LABELED OLIGONUCLEOTIDES THAT INCLUDE A 3'-5' EXONUCLEASE RESISTANT QUENCHER DOMAIN AND COMPOSITIONS FOR PRACTICING THE SAME - Methods and compositions are provided for detecting a primer extension product in a reaction mixture. In the subject methods, a primer extension reaction is conducted in the presence of a polymerase having 3′→5′ exonuclease activity and at least one FET labeled oligonucleotide probe that includes a 3′→5′ exonuclease resistant quencher domain. Also provided are systems and kits for practicing the subject methods. The subject invention finds use in a variety of different applications, and are particularly suited for use in high fidelity PCR based reactions, including SNP detection applications, allelic variation detection applications, and the like. | 03-26-2009 |
20110020812 | METHODS OF USING FET LABELED OLIGONUCLEOTIDES THAT INCLUDE A 3'-5' EXONUCLEASE RESISTANT QUENCHER DOMAIN AND COMPOSITIONS FOR PRACTICING THE SAME - Methods and compositions are provided for detecting a primer extension product in a reaction mixture. In the subject methods, a primer extension reaction is conducted in the presence of a polymerase having 3′→5′ exonuclease activity and at least one FET labeled oligonucleotide probe that includes a 3′→5′ exonuclease resistant quencher domain. Also provided are systems and kits for practicing the subject methods. The subject invention finds use in a variety of different applications, and are particularly suited for use in high fidelity PCR based reactions, including SNP detection applications, allelic variation detection applications, and the like. | 01-27-2011 |
20120245334 | METHODS OF USING FET LABELED OLIGONUCLEOTIDES THAT INCLUDE A 3'-5' EXONUCLEASE RESISTANT QUENCHER DOMAIN AND COMPOSITIONS FOR PRACTICING THE SAME - Methods and compositions are provided for detecting a primer extension product in a reaction mixture. In the subject methods, a primer extension reaction is conducted in the presence of a polymerase having 3′→5′ exonuclease activity and at least one FET labeled oligonucleotide probe that includes a 3′→5′ exonuclease resistant quencher domain. Also provided are systems and kits for practicing the subject methods. The subject invention finds use in a variety of different applications, and are particularly suited for use in high fidelity PCR based reactions, including SNP detection applications, allelic variation detection applications, and the like. | 09-27-2012 |
20150072342 | METHODS OF USING FET LABELED OLIGONUCLEOTIDES THAT INCLUDE A 3'-5' EXONUCLEASE RESISTANT QUENCHER DOMAIN AND COMPOSITIONS FOR PRACTICING THE SAME - Methods and compositions are provided for detecting a primer extension product in a reaction mixture. In the subject methods, a primer extension reaction is conducted in the presence of a polymerase having 3′→5′ exonuclease activity and at least one FET labeled oligonucleotide probe that includes a 3′→5′ exonuclease resistant quencher domain. Also provided are systems and kits for practicing the subject methods. The subject invention finds use in a variety of different applications, and are particularly suited for use in high fidelity PCR based reactions, including SNP detection applications, allelic variation detection applications, and the like. | 03-12-2015 |
Szu-Kuang Chou, Cupertino, CA US
Patent application number | Description | Published |
---|---|---|
20100049878 | Differential Data Transfer For Flash Memory Card - A flash memory card includes a differential datapath that enables communications between the flash memory card and a host device to be performed using differential signals. The differential datapath can translate between the differential signals and card-specific signals that control read/write operations to the memory array of the flash memory card. The card-specific signals can be standard MultimediaCard, Secure-Digital card, Memory Stick, or CompactFlash card signals, among others. A host device that provides differential data transfer capability can include a similar differential datapath. By using differential data transfer rather than conventional clocked data transfer, overall data bandwidth between a flash memory card and a host device can be significantly increased, while simultaneously decreasing power consumption and pin requirements. | 02-25-2010 |
Tser Wen Chou, Yorba Linda, CA US
Patent application number | Description | Published |
---|---|---|
20090183843 | VENETIAN BLIND HAVING CURVED-SECTIONED SLATS WITH TWO HORIZONTAL WING PORTIONS - A Venetian blind includes a plurality of horizontal slats which are positioned at a predetermined distance vertically and a lifting and rotating control unit. Each of the slats includes a transversely extended central portion having a curved cross section, and two wing portions horizontally extended from and along two opposite transverse edges of the curved central portion. The lifting and rotating control unit includes a lift cord vertically extended through openings provided on the slats, two ladder cords vertically located at two transverse sides of the slats, and a plurality of cross rung cords separately located below the slats and connected at two ends to the two ladder cords, such that the cross rung cords each have two end portions in contact with lower sides of the two wing portions. With the above arrangements, the slats may be smoothly rotated in an effort-saving manner to overlap one another to provide effective light blocking function. | 07-23-2009 |
20100236726 | Universal Polygonal Tilt Drum For Venetian Type Blinds - A ladder drum for adjusting and regulating the angular orientation and closure of horizontal slats of a venetian blind, of the type incorporating ladder cords or tape ladders, having a polygonal profiled structure comprising a series of planar sidewalls defining a substantially hollow interior. The number of sidewalls defining the polygonal structure is greater than four sidewalls, and less than or equal to twelve sidewalls, with each adjacent plane sidewall having an internal angular orientation in the range of 90° to 150°. To enhance the uniform closure of the slats of a horizontal blind, the polygonal ladder drum is more preferably in the form of an uneven hexagon that is formed from injection molded plastics. The opposing top and bottom sidewalls are greater in dimension than the mediate sidewalls, and have attachment means to insert various widths of ladder tape. The mediate sidewalls have at least two opposing access slots to insert and retain ladder cords in a counter balanced relation. | 09-23-2010 |
20100243178 | Universal Polygonal Tilt Drum For Venetian Blinds - A ladder drum for adjusting and regulating the angular orientation and closure of horizontal slats of a venetian blind, of the type incorporating ladder cords or tape ladders, having a polygonal profiled structure comprising a series of planar sidewalls defining a substantially hollow interior. The number of sidewalls defining the polygonal structure is greater than four sidewalls, and less than or equal to twelve sidewalls, with each adjacent plane sidewall having an internal angular orientation in the range of 90° to 150°. To enhance the uniform closure of the slats of a horizontal blind, the polygonal ladder drum is more preferably in the form of an uneven hexagon that is formed from injection molded plastics. The opposing top and bottom sidewalls are greater in dimension than the mediate sidewalls, and have attachment means to insert various widths of ladder tape. The mediate sidewalls have at least two opposing access slots to insert and retain ladder cords in a counter balanced relation. | 09-30-2010 |
Tsui-Fen Chou, Pasadena, CA US
Patent application number | Description | Published |
---|---|---|
20090253717 | Inhibitors of p97 - One aspect of the invention relates to compounds that inhibit the activity of p97, such as by binding covalently to a cysteine residue in the active site. In certain embodiments, the invention relates to the treatment of disease, such as cancer, comprising administering a compound of the invention. | 10-08-2009 |
20110288082 | METHODS AND COMPOSITIONS FOR INHIBITION OF THE TRANSITIONAL ENDOPLASMIC RETICULUM ATPASE - Compounds of Formulas I-XLIII are identified as direct inhibitors of p97 ATPase or of the degradation of a p97-dependent ubiquitin-proteasome system (UPS) substrate. Methods and compositions are disclosed for inhibiting p97 ATPase and the degradation of a p97-dependent UPS substrate, and for identifying inhibitors thereof | 11-24-2011 |
Tsung-Jen Chou, Menlo Park, CA US
Patent application number | Description | Published |
---|---|---|
20120253951 | SCALABLE INVENTORY PROTECTION AND OPTIMIZATION IN DISPLAY ADVERTISING - Systems and methods for determining the availability of resources, such as Internet advertising opportunities, are described herein. A query may be received to determine eligible resource inventory for a set of attributes and attribute values received in the query. The query may overlap with inventory that protected, and thus is desired to not be covered by the query. Accordingly, the query may be modified to include additional attributes and attribute values, or to include one or more inventory protection tags, to prevent the query from overlapping with the protected inventory. Furthermore, advertisement campaigns may be modified in a similar manner to prevent protected inventory from matching the advertisement campaigns. Still further, individual inventory items may be annotated with tags to prevent the inventory items from being associated with protected inventory defined by tags. | 10-04-2012 |
20140032305 | INVENTORY CONTRIBUTION RULES FOR INVENTORY MANAGEMENT - Systems and methods for managing inventory in an online advertising system are described herein. The inventory may comprise advertisement (“ad”) impressions. In accordance with certain implementations, the systems and methods enable advertisers to target groups of inventory (e.g., “run of” inventory groups) made available by publishers and sold at a non-premium rate, while also enabling the publishers to selectively designate certain inventory within a given inventory group as premium. Inventory so designated is automatically excluded from an inventory group to which it would normally belong both during a booking process as well as during an ad serving process. | 01-30-2014 |
Victoria H. Chou, Castro Valley, CA US
Patent application number | Description | Published |
---|---|---|
20090158219 | ENGINE SUPPORT FOR PARSING CORRECTION USER INTERFACES - A parsing system provides a parsed document to a user application labeling the document with indication symbols according to a scheme associated with the parsing results. Users are enabled to insert correction indicators such as handwritten gestures, icon selections, menu item selections, and the like in conjunction with the indication symbols. The document is re-analyzed performing the requested corrections such as line or block separations, line, block, word connections, etc. The operations provide support for the engine stack of the parsing system while accommodating independent user interfaces employed by the users. Insertion of correction indicators and subsequent re-analysis for correction may be performed upon user signal, in an iterative manner, or continuously. | 06-18-2009 |
Vivian Chou, Walnut, CA US
Patent application number | Description | Published |
---|---|---|
20120211168 | PROTECTIVE MATERIAL APPLICATOR DEVICE - Devices, methods and systems disclosed herein relate to the application of a protective film on a surface of an electronic device that instantly reduces air bubbles and eliminates the waiting time usually required when using a wet fluid solution. In one embodiment, a roller device may include a carriage or housing and one or more rollers coupled or integrated with the housing, configured to apply a protective material to a surface of the electronic device in a first orientation, and configured to function as a device stand in a second orientation. In addition or alternatively, a roller guide apparatus and/or a wedge may be utilized to assist the roller device in applying the protective material to the surface of the electronic device. | 08-23-2012 |
20120302297 | ADHESIVE CASE FOR A MOBILE COMMUNICATION DEVICE - Devices, methods and systems are directed to a top protection portion and a bottom protection portion to protect a front exterior and a back exterior, respectively, of a mobile communication. The top protection portion and the bottom protection portion may each include one or more adhesive members. The adhesive members may be designed to allow a user to remove and apply the top protection portion and the bottom protection portion as desired (e.g., to access a concealed battery of the mobile communication device) without losing their adhesive property. | 11-29-2012 |
20130199714 | PROTECTIVE MATERIAL APPLICATOR DEVICE - Devices, methods and systems disclosed herein relate to the application of a protective film on a surface of an electronic device that instantly reduces air bubbles and eliminates the waiting time usually required when using a wet fluid solution. In one embodiment, a roller device may include a carriage or housing and one or more rollers coupled or integrated with the housing, configured to apply a protective material to a surface of the electronic device in a first orientation, and configured to function as a device stand in a second orientation. In addition or alternatively, a roller guide apparatus and/or a wedge may be utilized to assist the roller device in applying the protective material to the surface of the electronic device. | 08-08-2013 |
Vivian Chou, Diamond Bar, CA US
Patent application number | Description | Published |
---|---|---|
20120211171 | PROTECTIVE MATERIAL APPLICATOR DEVICE - Devices, methods and systems disclosed herein relate to the application of a protective film on a surface of an electronic device that instantly reduces air bubbles and eliminates the waiting time usually required when using a wet fluid solution. In one embodiment, a well apparatus graspable by a user's hand for receiving any of a plurality of mobile communication device inserts is provided. Each of the plurality of mobile communication device inserts may have a mobile communication device receiving cavity of a different shape or size configured to receive a mobile communication device of a particular shape and size. After inserting a mobile communication device insert into the well apparatus, a user may insert a mobile communication device into the receiving cavity and apply a protective layer with a roller. | 08-23-2012 |
20140124146 | PROTECTIVE MATERIAL APPLICATOR DEVICE - Devices, methods and systems disclosed herein relate to the application of a protective film on a surface of an electronic device that instantly reduces air bubbles and eliminates the waiting time usually required when using a wet fluid solution. In one embodiment, a flange may be configured to couple to the protective film. The flange may aid in the accurate application of the protective film to the electronic device. | 05-08-2014 |
20140230988 | PROTECTIVE MATERIAL APPLICATOR DEVICE - Devices, methods and systems disclosed herein relate to the application of a protective film on a surface of an electronic device that instantly reduces air bubbles and eliminates the waiting time usually required when using a wet fluid solution. In one embodiment, a roller apparatus may be used to apply the protective film on the surface of the electronic device. The roller apparatus may include an opening for receiving a display peg. | 08-21-2014 |
20140243054 | MOBILE DEVICE CASE WITH CUSHION DEVICES - A case for a mobile device including a base wall and a plurality of side walls extending from the base wall to cover side surfaces of the mobile device. A plurality of cushion devices may pass through the side walls to cushion the mobile device from a force exerted upon the case. | 08-28-2014 |
Vivian Chou, Torrance, CA US
Patent application number | Description | Published |
---|---|---|
20110219171 | VIRTUAL CHANNEL SUPPORT IN A NONVOLATILE MEMORY CONTROLLER - A controller uses N dedicated ports to receive N signals from N non-volatile memories independent of each other, and uses a bus in a time shared manner to transfer data to and from the N non-volatile memories. The controller receives from a processor, multiple operations to perform data transfers, and stores the operations along with a valid bit set active by the processor. When a signal from a non-volatile memory is active indicating its readiness and when a corresponding operation has a valid bit active, the controller starts performance of the operation. When the readiness signal becomes inactive, the controller internally suspends the operation and starts performing another operation on another non-volatile memory whose readiness signal is active and for which an operation is valid. A suspended operation may be resumed any time after the corresponding readiness signal becomes active and on operation completion the valid bit is set inactive. | 09-08-2011 |
Vivian Y. Chou, Alhambra, CA US
Patent application number | Description | Published |
---|---|---|
20080228993 | WIRELESS DATA COMMUNICATIONS USING FIFO FOR SYNCHRONIZATION MEMORY - A microprocessor system architecture is disclosed which allows for the selective execution of programmed ROM microcode or, alternatively, RAM microcode if there has been a correction or update made to the ROM microcode originally programmed into the system. Patched or updated RAM microcode is utilized or executed only to the extent of changes to the ROM microcode, otherwise the ROM microcode is executed in its normal fashion. When a patch is received, it is loaded into system RAM along with instructions or other appropriate signals to direct the execution of the patched or updated microcode from RAM instead of the existing ROM microcode. Various methods are presented for selecting the execution of the appropriate microcode depending upon whether there have been changes made to it. | 09-18-2008 |
Wei Lin Chou, San Diego, CA US
Patent application number | Description | Published |
---|---|---|
20110047374 | METHOD AND APPARATUS FOR A CONFIGURABLE ONLINE PUBLIC KEY INFRASTRUCTURE (PKI) MANAGEMENT SYSTEM - A method and apparatus are provided for generating identity data to be provisioned in product devices that are a part of a project. The method includes establishing a template associated with each CA in a hierarchical chain of CAs having a root CA at a highest level in the chain and a signing CA at a lowest level in the chain. The template associated with the signing CA inherits mandatory attribute fields specified in the root CA and any intermediate CA in the hierarchical chain. The mandatory attribute fields are user-specifiable fields to be populated with PKI data. A configuration file is generated upon receipt of an order for digital certificates using PKI data provided by a user to populate the mandatory attribute fields of the template associated with the signing CA. The digital certificates requested in the order are generated using the PKI data in the configuration file. | 02-24-2011 |
20110197061 | CONFIGURABLE ONLINE PUBLIC KEY INFRASTRUCTURE (PKI) MANAGEMENT FRAMEWORK - A method and apparatus is provided for establishing a process for provisioning a digital certificate service delivered by a PKI system. The method includes receiving a request for a digital certificate service and receiving data specifying a project that includes at least one product to be provisioned with a digital certificate. Data specifying an identification of an owner organization of the project and at least one participant organization participating in the project is also received. Attributes with which PKI data to be included in the digital certificates is to comply is received from the owner organization. Based on the received data and attributes, an account is established for each of the organizations associated with the project through which users associated with each of the organizations can respectively request digital certificates for the at least one product in accordance with the attributes received from the owner organization. | 08-11-2011 |
Yeong-Chang Chou, Irvine, CA US
Patent application number | Description | Published |
---|---|---|
20080251891 | Semiconductor having passivated sidewalls - The layers of a semiconductor device have exposed edges. The layers that are susceptible to oxidation are protected from oxidation by coating them with a nitride passivation layer. The nitride passivation layer can be applied using plasma enhanced chemical vapor deposition (PECVD). A method of making a passivated sidewall semiconductor includes the steps of applying a nitride or other protective material over a wafer using PECVD or other appropriate deposition method. | 10-16-2008 |
20080258176 | Antimonide-based compound semiconductor with titanium tungsten stack - An apparatus in one example comprises an antimonide-based compound semiconductor (ABCS) stack, an upper barrier layer formed on the ABCS stack, and a gate stack formed on the upper barrier layer. The upper barrier layer comprises indium, aluminum, and arsenic. The gate stack comprises a base layer of titanium and tungsten formed on the upper barrier layer. | 10-23-2008 |
20130210219 | ANTIMONIDE-BASED COMPOUND SEMICONDUCTOR WITH TITANIUM TUNGSTEN STACK - An apparatus in one example comprises an antimonide-based compound semiconductor (ABCS) stack, an upper barrier layer formed on the ABCS stack, and a gate stack formed on the upper barrier layer. The upper barrier layer comprises indium, aluminum, and arsenic. The gate stack comprises a base layer of titanium and tungsten formed on the upper barrier layer. | 08-15-2013 |
Y. Hong Chou, Fountain Valley, CA US
Patent application number | Description | Published |
---|---|---|
20110040595 | REAL-TIME SERVICE MANAGEMENT AND DISPATCH SYSTEM - A real-time management and dispatch system includes a controller configured to control data flow and processing of management and dispatch operations. A database server is configured to control storage, organization, retrieval, and distribution of management and dispatch data. At least one workstation is configured for accessing dispatch functions and management functions. At least one Global Positioning System (GPS) enabled handheld device is configured to receive and transmit dispatch information over a local wireless communication network. The local wireless communication network provides real-time information transmission between the controller, at least one work station, and the at least one handheld device. | 02-17-2011 |
Yi-Chang Chou, Fremont, CA US
Patent application number | Description | Published |
---|---|---|
20120170492 | SERIAL MEMORY AND IO ACCESS ARCHITECTURE AND SYSTEM FOR SWITCHED TELECOMMUNICATION AND COMPUTING PLATFORMS - A computing and communication architecture utilizes a serial protocol based switched fabric among circuit cards housed in packaging arrangement. In one embodiment, each circuit card connected to the serial protocol based switched fabric in the packaging arrangement is provided with a protocol processor that enables all of the circuit cards to efficiently provide packet-based serial self-clocked communications at line speed. As a result, it is not necessary to arrange the circuit cards in a hierarchical manner in order to address the problems of switch blocking and related traffic congestion issues that would otherwise limit the implementation of the serial protocol based backplane arrangement for housing circuit cards. | 07-05-2012 |
20120177035 | PROTOCOL TRANSLATION METHOD AND BRIDGE DEVICE FOR SWITCHED TELECOMMUNICATION AND COMPUTING PLATFORMS - A computing and communication architecture utilizes a serial protocol based switched fabric among circuit cards housed in packaging arrangement. In one embodiment, each circuit card connected to the serial protocol based switched fabric in the packaging arrangement is provided with a protocol processor that enables all of the circuit cards to efficiently provide packet-based serial self-clocked communications at line speed. As a result, it is not necessary to arrange the circuit cards in a hierarchical manner in order to address the problems of switch blocking and related traffic congestion issues that would otherwise limit the implementation of the serial protocol based backplane arrangement for housing circuit cards. | 07-12-2012 |
Yuan C. Chou, Los Gatos, CA US
Patent application number | Description | Published |
---|---|---|
20090106495 | FAST INTER-STRAND DATA COMMUNICATION FOR PROCESSORS WITH WRITE-THROUGH L1 CACHES - A method is disclosed that uses a non-coherent store instruction to reduce inter-thread communication latency between threads sharing a level one write-through cache. When a thread executes the non-coherent store instruction, the level one cache is immediately updated with the data value. The data value is immediately available to another thread sharing the level-one write-through cache. A computer system having reduced inter-thread communication latency is disclosed. The computer system includes a first plurality of processor cores, each processor core including a second plurality of processing engines sharing a level one write-through cache. The level one caches are connected to a level two cache via a crossbar switch. The computer system further implements a non-coherent store instruction that updates a data value in the level one cache prior to updating the corresponding data value in the level two cache. | 04-23-2009 |
20090287903 | Event address register history buffers for supporting profile-guided and dynamic optimizations - A computer processor and a method of using the computer processor take advantage of information in the event address register of the computer processor by saving information from the event address register to an event address register history buffer. Thus, the event address register history buffer includes a cluster of events associated with execution of a computer program. The cluster of events is analyzed and the computer program modified, either statically or dynamically, to eliminate or at least ameliorate the effects of such events in further execution of the computer program. | 11-19-2009 |
20090300340 | Accuracy of Correlation Prefetching Via Block Correlation and Adaptive Prefetch Degree Selection - A method for prefetching data and/or instructions from a main memory to a cache memory may include generating control flow information by storing respective information for each retired branch instruction. The method may further include storing respective one or more cache miss addresses for each retired instruction that incurs one or more cache misses, with the respective one or more cache miss addresses corresponding respectively to the one or more cache misses. A correlation table may be maintained based on the generated control flow information and the stored cache miss addresses. Each respective correlation table entry may correspond to a respective index, and may contain a respective tag and a respective correlation list. The correlation list may consist of a specified number of cache miss addresses that most frequently follow the cache miss address used in generating the index to which the respective correlation table entry corresponds. A prefetch operation may be performed for each cache miss based on the contents of the correlation table entry corresponding to the index generated using a combination of bits of a given cache miss address corresponding to the cache miss, and at least a subset of bits of the program control flow information corresponding to the given cache miss address. | 12-03-2009 |
20100077154 | METHOD AND SYSTEM FOR OPTIMIZING PROCESSOR PERFORMANCE BY REGULATING ISSUE OF PRE-FETCHES TO HOT CACHE SETS - A method for pre-fetching data. The method includes obtaining a pre-fetch request. The pre-fetch request identifies new data to pre-fetch from memory and store in a cache. The method further includes identifying a set in the cache to store the new data and identifying a value of a hotness indicator for the set. The hotness indicator value defines a number of replacements of at least one line in the set. The method further includes determining whether the value of the hotness indicator exceeds a predefined threshold, and storing the new data in the set when the value of the hotness indicator does not exceed the pre-defined threshold. | 03-25-2010 |
20100169611 | BRANCH MISPREDICTION RECOVERY MECHANISM FOR MICROPROCESSORS - A system and method for reducing branch misprediction penalty. In response to detecting a mispredicted branch instruction, circuitry within a microprocessor identifies a predetermined condition prior to retirement of the branch instruction. Upon identifying this condition, the entire corresponding pipeline is flushed prior to retirement of the branch instruction, and instruction fetch is started at a corresponding address of an oldest instruction in the pipeline immediately prior to the flushing of the pipeline. The correct outcome is stored prior to the pipeline flush. In order to distinguish the mispredicted branch from other instructions, identification information may be stored alongside the correct outcome. One example of the predetermined condition being satisfied is in response to a timer reaching a predetermined threshold value, wherein the timer begins incrementing in response to the mispredicted branch detection and resets at retirement of the mispredicted branch. | 07-01-2010 |
20100274992 | APPARATUS AND METHOD FOR HANDLING DEPENDENCY CONDITIONS - Techniques for handling dependency conditions, including evil twin conditions, are disclosed herein. An instruction may designate a source register comprising two portions. The source register may be a double-precision register and its two portions may be single-precision portions, each specified as destinations by two other single-precision instructions. Execution of these two single-precision instructions, especially on a register renaming machine, may result in the appropriate values for the two portions of the source register being stored in different physical locations, which can complicate execution of an instruction stream. In response to detecting a potential dependency, one or more instructions may be inserted in an instruction stream to enable the appropriate values to be stored within one physical double precision register, eliminating an actual or potential evil twin dependency. Embodiments including a compiler that inserts instructions in a generated instruction stream to eliminate dependency conditions are also contemplated. | 10-28-2010 |
20100274994 | PROCESSOR OPERATING MODE FOR MITIGATING DEPENDENCY CONDITIONS - Various techniques for mitigating dependencies between groups of instructions are disclosed. In one embodiment, such dependencies include “evil twin” conditions, in which a first floating-point instruction has as a destination a first portion of a logical floating-point register (e.g., a single-precision write), and in which a second, subsequent floating-point instruction has as a source the first portion and a second portion of the same logical floating-point register (e.g., a double-precision read). The disclosed techniques may be applicable in a multithreaded processor implementing register renaming. In one embodiment, a processor may enter an operating mode in which detection of evil twin “producers” (e.g., single-precision writes) causes the instruction sequence to be modified to break potential dependencies. Modification of the instruction sequence may continue until one or more exit criteria are reached (e.g., committing a predetermined number of single-precision writes). This operating mode may be employed on a per-thread basis. | 10-28-2010 |
20110179230 | METHOD OF READ-SET AND WRITE-SET MANAGEMENT BY DISTINGUISHING BETWEEN SHARED AND NON-SHARED MEMORY REGIONS - A method of read-set and write-set management distinguishes between shared and non-shared memory regions. A shared memory region, used by a transactional memory application, which may be shared by one or more concurrent transactions is identified. A non-shared memory region, used by the transactional memory application, which is not shared by the one or more concurrent transactions is identified. A subset of a read-set and a write-set that access the shared memory region is checked for conflicts with the one or more concurrent transactions at a first granularity. A subset of the read-set and the write-set that access the non-shared memory region is checked for conflicts with the one or more concurrent transactions at a second granularity. The first granularity is finer than the second granularity. | 07-21-2011 |
20110258415 | APPARATUS AND METHOD FOR HANDLING DEPENDENCY CONDITIONS - Techniques for handling dependency conditions, including evil twin conditions, are disclosed herein. An instruction may designate a source register comprising two portions. The source register may be a double-precision register and its two portions may be single-precision portions, each specified as destinations by two other single-precision instructions. Execution of these two single-precision instructions, especially on a register renaming machine, may result in the appropriate values for the two portions of the source register being stored in different physical locations, which can complicate execution of an instruction stream. In response to detecting a potential dependency, one or more instructions may be inserted in an instruction stream to enable the appropriate values to be stored within one physical double precision register, eliminating an actual or potential evil twin dependency. Embodiments including a compiler that inserts instructions in a generated instruction stream to eliminate dependency conditions are also contemplated. | 10-20-2011 |
20110276760 | NON-COMMITTING STORE INSTRUCTIONS - Techniques relating to a processor that supports a non-committing store instruction that is executable during a scouting thread to provide data to a subsequently executed load instruction. The processor may include a memory access unit configured to perform an instance of the non-committing store instruction by storing a value in an entry of a store buffer without committing the instance of the non-committing store instruction. In response to subsequently receiving an instance of a load instruction of the scouting thread that specifies a load from the memory address, the memory access unit is configured to perform the instance of the load instruction by retrieving the value. The memory access unit may retrieve the value from the store buffer or from a cache of the processor. | 11-10-2011 |
20120131311 | CORRELATION-BASED INSTRUCTION PREFETCHING - The disclosed embodiments provide a system that facilitates prefetching an instruction cache line in a processor. During execution of the processor, the system performs a current instruction cache access which is directed to a current cache line. If the current instruction cache access causes a cache miss or is a first demand fetch for a previously prefetched cache line, the system determines whether the current instruction cache access is discontinuous with a preceding instruction cache access. If so, the system completes the current instruction cache access by performing a cache access to service the cache miss or the first demand fetch, and also prefetching a predicted cache line associated with a discontinuous instruction cache access which is predicted to follow the current instruction cache access. | 05-24-2012 |
20130124828 | REDUCING HARDWARE COSTS FOR SUPPORTING MISS LOOKAHEAD - The disclosed embodiments relate to a system that executes program instructions on a processor. During a normal-execution mode, the system issues instructions for execution in program order. Upon encountering an unresolved data dependency during execution of an instruction, the system speculatively executes subsequent instructions in a lookahead mode to prefetch future loads. When an instruction retires during the lookahead mode, a working register which serves as a destination register for the instruction is not copied to a corresponding architectural register. Instead the architectural register is marked as invalid. Note that by not updating architectural registers during lookahead mode, the system eliminates the need to checkpoint the architectural registers prior to entering lookahead mode. | 05-16-2013 |
20130124829 | REDUCING POWER CONSUMPTION AND RESOURCE UTILIZATION DURING MISS LOOKAHEAD - The disclosed embodiments relate to a system that executes program instructions on a processor. During a normal-execution mode, the system issues instructions for execution in program order. Upon encountering an unresolved data dependency during execution of an instruction, the system speculatively executes subsequent instructions in a lookahead mode to prefetch future loads. While executing in the lookahead mode, if the processor determines that the lookahead mode is unlikely to uncover any additional outer-level cache misses, the system terminates the lookahead mode. Then, after the unresolved data dependency is resolved, the system recommences execution in the normal-execution mode from the instruction that triggered the lookahead mode. | 05-16-2013 |
20130138887 | SELECTIVELY DROPPING PREFETCH REQUESTS BASED ON PREFETCH ACCURACY INFORMATION - The disclosed embodiments relate to a system that selectively drops a prefetch request at a cache. During operation, the system receives the prefetch request at the cache. Next, the system identifies a prefetch source for the prefetch request, and then uses accuracy information for the identified prefetch source to determine whether to drop the prefetch request. In some embodiments, the accuracy information includes accuracy information for different prefetch sources. In this case, determining whether to drop the prefetch request involves first identifying a prefetch source for the prefetch request, and then using accuracy information for the identified prefetch source to determine whether to drop the prefetch request. | 05-30-2013 |
20130290675 | MITIGATION OF THREAD HOGS ON A THREADED PROCESSOR - Systems and methods for efficient thread arbitration in a threaded processor with dynamic resource allocation. A processor includes a resource shared by multiple threads. The resource includes an array with multiple entries, each of which may be allocated for use by any thread. Control logic detects a load miss to memory, wherein the miss is associated with a latency greater than a given threshold. The load instruction or an immediately younger instruction is selected for replay for an associated thread. A pipeline flush and replay for the associated thread begins with the selected instruction. Instructions younger than the load instruction are held at a given pipeline stage until the load instruction completes. During replay, this hold prevents resources from being allocated to the associated thread while the load instruction is being serviced. | 10-31-2013 |
20140059299 | ADAPTIVE STRIDE PREFETCHER - The disclosed embodiments relate to a method for dynamically changing a prefetching configuration in a computer system, wherein the prefetching configuration specifies how to change an ahead distance that specifies how many references ahead to prefetch for each stream. During operation of the computer system, the method keeps track of one or more stream lengths, wherein a stream is a sequence of memory references with a constant stride. Next, the method dynamically changes the prefetching configuration for the computer system based on observed stream lengths in a most-recent window of time. | 02-27-2014 |
20140082286 | Prefetching Method and Apparatus - A method and apparatus for determining data to be prefetched based on previous cache miss history is disclosed. In one embodiment, a processor includes a first cache memory and a controller circuit. The controller circuit is configured to load data from a first address into the first cache memory responsive to a cache miss corresponding to the first address. The controller circuit is further configured to determine, responsive to a cache miss for the first address, if a previous cache miss occurred at a second address. Responsive to determining that the previous cache miss occurred at the second address, the controller circuit is configured to load data from a second address into the first cache. | 03-20-2014 |