Azuma
Azuma Chikara, Ibaraki JP
Patent application number | Description | Published |
---|---|---|
20090296310 | CHIP CAPACITOR PRECURSORS, PACKAGED SEMICONDUCTORS, AND ASSEMBLY METHOD FOR CONVERTING THE PRECURSORS TO CAPACITORS - A capacitive precursor ( | 12-03-2009 |
20120079717 | Assembly Method for Converting the Precursors to Capacitors - A method of assembling a packaged semiconductor device includes dropping a pre-formed capacitor precursor on a surface of a substrate. A pair of vias are formed in the pre-formed capacitor precursor if they don't already exist. The vias are filled with an electrically conductive material to form a chip capacitor. The filling of the vias provides an electrical contact between capacitor plates of the chip capacitor and electrically conductive contact regions on the substrate. | 04-05-2012 |
20120081832 | Chip Capacitor Precursors - A capacitive precursor includes electrically conductive material layers stacked on a substrate. The electrically conductive layers provide first and second patterns. The patterns each include overlaying areas free of the electrically conductive material. The first pair of areas overlay areas of the second pattern having the electrically conductive material and the second pair of areas overlay areas of the first pattern having the electrically conductive material. Dielectric layers are interposed between neighboring electrically conductive material layers for electrical isolation. One or more capacitive precursors can be dropped onto or into a board and during assembly of a packaged semiconductor device and have electrically conducting layers associated with its respective plates connected together to form a capacitor during assembly using conventional assembly steps. | 04-05-2012 |
Azuma Ide, Fukuoka JP
Patent application number | Description | Published |
---|---|---|
20140293872 | COMMUNICATION SYSTEM, PORTABLE INFORMATION TERMINAL, COMMUNICATION ADAPTER, AND COMMUNICATION METHOD - A communication system includes a network cradle provided on a network, and a handy terminal connected to the network through the network cradle. The handy terminal includes a control unit generating a header in an IP protocol including a MAC address of the handy terminal as a transmission source MAC address, generating first data obtained by adding the header to data to be transmitted, and generating second data obtained by adding a header in a P2P protocol to the first data, and a communication unit transmitting the second data to the network cradle by the P2P protocol. The network cradle includes a mobile terminal communication unit that receives the second data transmitted from the handy terminal, and a network communication unit transmitting the first data obtained by removing the header in the P2P protocol from the second data, to the network. | 10-02-2014 |
Azuma Kano, Odawara JP
Patent application number | Description | Published |
---|---|---|
20090164720 | Storage Apparatus and Control Method Therefor - A storage apparatus comprises at least one housing A in which a storage device and a controller are provided, at least one housing B in which a storage device and a peripheral device are provided, and a transmission path for connecting the storage device and the controller of the housing A, and the storage device of the housing B to enable communication therebetween. The storage apparatus is capable of controlling operation of the storage device of the housing B according to an operating state of the storage device of the housing A through communication via the transmission path; and controlling operation of the peripheral device according to an operating state of the storage device of the housing B. | 06-25-2009 |
20110082975 | DISK ARRAY SYSTEM AND METHOD FOR CONTROLLING DISK ARRAY SYSTEM - The disk array system includes a first controller adapted to transfer/receive data to/from a host computer and to receive/transfer data from/to first type disk drive units via a first type interface of the first controller; a second controller adapted to transfer/receive data to/from the host computer and/or another host computer and to receive/transfer data from/to the first type disk drive units via a first type interface of the second controller, the first type disk drive units each having a converter and a first type disk drive, the converter converting between a first type protocol and a second type protocol, the first type disk drive having a second type interface and storing data converted to the second type protocol by the converter; and an expansion housing including the first type disk drive units. Each of the first type disk drive units are coupled to both the first and second controllers. | 04-07-2011 |
Azuma Kano, Hiratsuka JP
Patent application number | Description | Published |
---|---|---|
20080263393 | STORAGE CONTROLLER AND STORAGE CONTROL METHOD - Spare disk drives are provided to a chassis for storing storage devices, and, when any one of the storage devices configuring RAID fails, the storage controller copies data of the failed storage device to a spare storage device, and recognizes an additional storage device inserted into the spare disk drive as the spare storage device. Thereafter, when the foregoing storage device fails, the storage controller reproduces data of the failed storage device, copies this data to an additional storage device inserted into the spare disk drive, and recognizes the additional storage device inserted into the spare disk drive as a spare storage device. Subsequently, when the foregoing storage device fails, the storage controller reproduces data of the failed storage device and copies this data to an additional storage device inserted into the spare disk drive. RAID 6 is maintained thereby. | 10-23-2008 |
20090292945 | DISK ARRAY APPARATUS AND METHOD FOR CONTROLLING THE SAME - A disk array apparatus capable of reducing a disk drive fault rate where a time-out failure has occurred. The disk array apparatus includes a plurality of disk drives, and a control unit for performing data input/output processing of the disk drives in response to a data input/output request from a host system. The control unit includes: a memory for storing control information for specifying a failure of at least one of the disk drives, and failure information of the faulty disk drive, a circuit for specifying, from the failure information, the disk drive in which a time-out failure has occurred, and issuing an instruction to retry a control command to the disk drive, and a circuit for outputting a control signal to the faulty disk drive in order to hard reset the disk drive if the disk drive does not recover from the failure. | 11-26-2009 |
20110161728 | DISK ARRAY APPARATUS AND METHOD FOR CONTROLLING THE SAME - A disk array apparatus capable of reducing a disk drive fault rate where a time-out failure has occurred. The disk array apparatus includes a plurality of disk drives, and a control unit for performing data input/output processing of the disk drives in response to a data input/output request from a host system. The control unit includes: a memory for storing control information for specifying a failure of at least one of the disk drives, and failure information of the faulty disk drive, a circuit for specifying, from the failure information, the disk drive in which a time-out failure has occurred, and issuing an instruction to retry a control command to the disk drive, and a circuit for outputting a control signal to the faulty disk drive in order to hard reset the disk drive if the disk drive does not recover from the failure. | 06-30-2011 |
20110283062 | STORAGE APPARATUS AND DATA RETAINING METHOD FOR STORAGE APPARATUS - To enable reduction of the data capacity while inhibiting degradation of read performance. | 11-17-2011 |
Azuma Kimura, Kariya-City JP
Patent application number | Description | Published |
---|---|---|
20080211439 | DRIVE DEVICE FOR A BRUSHLESS MOTOR - A drive device for a brushless motor executes an abnormality diagnosis (disconnection/short-circuit) of a motor side circuit. In detecting abnormality of the motor side circuit, the drive device includes a terminal voltage monitor circuit that monitors a terminal voltage of an output terminal that is connected to a motor terminal of respective phases. A microcomputer starts abnormality diagnosis under a condition where the motor is stopped, and an object to be driven has normally operated at the time of driving the motor. For executing the abnormality diagnosis, the microcomputer turns on/off only a transistor of the drive circuit of one phase in a state where all of transistors are turned off, and acquires monitor signals to execute the abnormality diagnosis based on signal levels of the monitor signals. | 09-04-2008 |
Azuma Matsuura, Sagamihara JP
Patent application number | Description | Published |
---|---|---|
20130262054 | COMPUTER PRODUCT, DETERMINING APPARATUS, AND DETERMINATION METHOD - A computer-readable recording medium stores a determination program that causes a computer to execute a process that includes calculating by referring to a first storing unit storing an electron density of electrons belonging to each atom in a molecule and a degree of overlap of atomic orbitals between the atoms in the molecule, an electron density between a first atom and a second atom different from the first atom respectively selected from the molecule in a structurally stable state; determining a bond type of a bond between the first and the second atoms, based on the calculated electron density and by referring to a second storing unit correlating and storing bond types representing types of bonds between atoms, and conditions for the electron density between atoms for each bond type; and outputting the determined bond type between the first and the second atoms. | 10-03-2013 |
20140336994 | STORAGE MEDIUM STORING IDENTIFYING PROGRAM, IDENTIFYING APPARATUS, AND IDENTIFYING METHOD - A storage medium stores an identifying program that causes a computer to execute selecting, from a molecule in a structurally stable state, a second atom and a third atom that combine with a first atom; calculating a first angle between a first straight line passing through the first atom and the selected second atom and a second straight line passing through the first atom and the selected third atom, by referring to a first storage unit in which position information of each atom in the molecule is stored; and identifying a hybrid orbital type of the first atom based on the calculated first angle, by referring to a second storage unit which is stored a condition satisfied by a bond angle formed by the atom and two atoms that combine with the atom being stored in the second storage unit in association with a hybrid atomic orbital type. | 11-13-2014 |
Azuma Nakayama, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20130178087 | CONNECTOR DRIP-PROOF MEMBER AND CABLE STRUCTURE - A connector drip-proof member includes a cylinder part configured to be attached to a cable whose end is connected to a connector so as to cover a part of the cable, and a barb portion linked to the cylinder part and configured to prevent droplets on the cable from reaching the connector. The barb portion includes an upper surface configured to face to a back end side of the cable, and an under surface configured to face to an end side of the cable. The cylinder part penetrates the barb portion from the upper surface to the under surface. The upper surface is concave. A connector drip-proof member and cable structure is provided which can be applied to a narrow space, reduce workload for attaching, and be manufactured at low costs. | 07-11-2013 |
Azuma Nishio, Yokohama-Shi JP
Patent application number | Description | Published |
---|---|---|
20100076042 | PHARMACEUTICAL COMPOSITION - To provide a pharmaceutical composition which can enhance the storage stability of 1-(1-hydroxymethyl-2,3-dihydroxypropyloxymethyl)-2-nitroimidazole without impairing the effect of the compound. | 03-25-2010 |
20120129905 | PHARMACEUTICAL COMPOSITION - To provide a pharmaceutical composition which can enhance the storage stability of 1-( | 05-24-2012 |
20120130148 | PHARMACEUTICAL COMPOSITION - To provide a pharmaceutical composition which can enhance the storage stability of 1-(1-hydroxymethyl-2,3-dihydroxypropyloxymethyl)-2-nitroimidazole without impairing the effect of the compound. | 05-24-2012 |
20120136160 | PHARMACEUTICAL COMPOSITION - To provide a pharmaceutical composition containing a 2-nitroimidazole derivative, which has high solubility in an aqueous carrier and high stability. | 05-31-2012 |
20120136295 | PHARMACEUTICAL COMPOSITION - To provide a pharmaceutical composition containing a 2-nitroimidazole derivative, which has high solubility in an aqueous carrier and high stability. | 05-31-2012 |
Azuma Suzuki, Tokyo JP
Patent application number | Description | Published |
---|---|---|
20120014191 | SEMICONDUCTOR MEMORY DEVICE - A semiconductor memory device of an embodiment includes memory cells | 01-19-2012 |
20150070050 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE - A semiconductor integrated circuit device includes a first flip-flop circuit receiving data in synchronization with a first clock signal, a logic circuit performing a predetermined process on data output from the first flip-flop circuit, a hold buffer delaying transmission of an output of the logic circuit, a second flip-flop circuit receiving an output of the hold buffer in synchronization with a second clock signal, and a power supply circuit capable of selecting a supply of a power supply voltage to the first flip-flop circuit, the logic circuit, and the second flip-flop circuit between a first power supply voltage and a second power supply voltage higher than the first power supply voltage. A power supply voltage supplied to the hold buffer remains the same when the power supply voltage supplied to the first flip-flop circuit, the logic circuit, and the second flip-flop circuit changes between first and second power supply voltages. | 03-12-2015 |