SYSTEM AND METHOD FOR AUTOMATICALLY GENERATING TEST PATTERNS FOR AT-SPEED STRUCTURAL TEST OF AN INTEGRATED CIRCUIT DEVICE USING AN INCREMENTAL APPROACH TO REDUCE TEST PATTERN COUNT - diagram, schematic, and image 07
Back to SYSTEM AND METHOD FOR AUTOMATICALLY GENERATING TEST PATTERNS FOR AT-SPEED STRUCTURAL TEST OF AN INTEGRATED CIRCUIT DEVICE USING AN INCREMENTAL APPROACH TO REDUCE TEST PATTERN COUNT , All Patents .