| 05th week of 2021 patent applcation highlights part 58 |
| Patent application number | Title | Published |
|---|
| 20210035577 | CONTROL SYSTEM AND CONTROL METHOD - A control system includes: a first communication unit configured to communicate with a speech control system that outputs speech control information for controlling a device based on a speech obtained by a speech input terminal; a second communication unit configured to obtain human information about presence or absence of a person within a predetermined area from which the speech input terminal obtains the speech; and an output unit configured to output, based on the human information obtained, control information for controlling a target device to be controlled. | 2021-02-04 |
| 20210035578 | CONTROL INFORMATION OBTAINING SYSTEM AND CONTROL INFORMATION OBTAINING METHOD - A control system includes: a first communication unit configured to obtain speech control information from a speech control system that outputs the speech control information for controlling a device based on a speech obtained by a speech input terminal; and a second communication unit configured to obtain related information relevant to the speech input terminal from the speech control system. | 2021-02-04 |
| 20210035579 | DIALOGUE DEVICE - A dialogue device according to an embodiment includes an acquisition unit configured to acquire a user utterance input by the user, an identification unit configured to identify a situation of the user utterance as an utterance situation, a selection unit configured to select a scenario corresponding to the user utterance from a database storing a plurality of scenarios, and an output unit configured to output a system utterance defined by the selected scenario. Each scenario defines a user utterance, a system utterance for the user utterance, and hierarchically defined scenario attributes. When two or more scenarios defining a user utterance are present as candidate scenarios in a database, the selection unit selects one scenario from the two or more candidate scenarios based on a hierarchical relationship among the two or more scenario attributes defined in the two or more candidate scenarios and the utterance situation. | 2021-02-04 |
| 20210035580 | CONTROLLER FOR A MOBILE DRIVE, AND METHOD FOR CONTROLLING A MOBILE DRIVE - A controller for a furniture drive includes an operating device which includes a speech controller. The speech controller includes a speech control subunit operatively connected to an adjustment drive, and a microphone interacting with the speech control subunit. | 2021-02-04 |
| 20210035581 | ELECTRONIC APPARATUS AND PROCESSING SYSTEM - An electronic apparatus and a processing system are disclosed. In one embodiment, an electronic apparatus comprises a communication unit and at least one processor. The communication unit is configured to acquire information related to an other-party apparatus. The at least one processor is configured to receive input of a voice signal output from a first voice input unit. The electronic apparatus and the other-party apparatus are capable of communicating with each other with voice/message converted communication in which first voice input to the first voice input unit is converted into a first message and the first message is displayed on the other-party apparatus. The at least one processor determines execution of the voice/message converted communication, based on the information. | 2021-02-04 |
| 20210035582 | Personal Information Assistant Computing System - A personal information assistant computing system may include a user computing device having a processor and a non-transitory memory device storing instructions. The personal information assistant may receive a user accessible input as a natural language communication from the user, which may be analyzed by a personal information assistant to determine a task to be performed by the virtual information assistant. The personal information assistant may be personalized to the user using encrypted user information. The personal information assistant communicates with a remote computing system in performance of a computer-assisted task, wherein the first personal information assistant interacts as a proxy for the user in response to at least one response received from the remote computing system. The personal information assistant may communicate the results of the task to the user via a user information screen and/or an audio device. | 2021-02-04 |
| 20210035583 | SMART DEVICE AND METHOD FOR CONTROLLING SAME - The present disclosure is related to a method for controlling a smart device configured to obtain a voice command and output various feedbacks corresponding to the voice command, comprising: receiving a first voice including a first voice command and uttered by a user; obtaining a first contents which corresponds to the first voice command; outputting a display-back displaying a first area including a part of the plurality objects of the first contents; receiving a second voice including a second voice command and uttered by the user; when the first object is included in the first area, performing the first operation; and when the first object is not included in the first area, performing a second operation. | 2021-02-04 |
| 20210035584 | APPARATUS CONTROL DEVICE, APPARATUS CONTROL SYSTEM, APPARATUS CONTROL METHOD, AND APPARATUS CONTROL PROGRAM - Included are: an apparatus function information acquiring unit for acquiring apparatus function information in which a target apparatus and one or more target functions to be executed by the target apparatus, which are determined on the basis of uttered speech, are associated with each other; a procedure determining unit for determining one or more manual operations for executing the one or more target functions and an order of the one or more manual operations on the basis of the apparatus function information acquired by the apparatus function information acquiring unit; and an operation command transmission controlling unit for sequentially transmitting, to the target apparatus, operation commands for outputting operation response output control information corresponding to each of the one or more manual operations in accordance with the order of the one or more manual operations determined by the procedure determining unit. | 2021-02-04 |
| 20210035585 | Lip-Reading Session Triggering Events - Techniques for lip-reading session triggering events are described. A computing device is equipped with lip-reading capability that enables the device to “read the lips” (i.e., facial features) of a user. The computing device determines when a triggering event occurs to automatically cause the computing device to switch from one input type to a lip-reading session. Lip-reading is also used in conjunction with other types of inputs to improve accuracy of the input. Machine learning is used to personalize the lip-reading capability of the computing device for a particular user. | 2021-02-04 |
| 20210035586 | SYSTEM AND METHOD OF CORRELATING MOUTH IMAGES TO INPUT COMMANDS - A system for automated speech recognition utilizes computer memory, a processor executing imaging software and audio processing software, and a camera transmitting images of a physical source of speech input. Audio processing software includes an audio data stream of audio samples derived from at least one speech input. At least one timer is configured to transmit elapsed time values as measured in response to respective triggers received by the timer. The audio processing software is configured to assert and de-assert the timer triggers to measure respective audio sample times and interim period times between the audio samples. The audio processing software is further configured to compare the interim period times with a command spacing time value corresponding to an expected interim time value between commands, thereby determining if the speech input is command data or non-command data. | 2021-02-04 |
| 20210035587 | SYSTEMS AND METHODS FOR MANAGING VOICE QUERIES USING PRONUNCIATION INFORMATION - The system identifies one or more entities or content items among a plurality of stored information. The system generates an audio file based on a first text string that represents the entity or content item. Based on the first text string and at least one speech criterion, the system generating, using a speech-to-text module a second text string based on the audio file. The system then compares the text strings and stores the second text string if it is not identical to the first text string. The system generates metadata that includes results from text-speech-text conversions to forecast possible misidentifications when responding to voice queries during search operations. The metadata includes alternative representations of the entity, to improve reachability in cases where the speech-to-text conversion does generate a pr | 2021-02-04 |
| 20210035588 | LAYERED CODING AND DATA STRUCTURE FOR COMPRESSED HIGHER-ORDER AMBISONICS SOUND OR SOUND FIELD REPRESENTATIONS - The present document relates to a method of layered encoding of a frame of a compressed higher-order Ambisonics, HOA, representation of a sound or sound field. The compressed HOA representation comprises a plurality of transport signals. The method comprises assigning the plurality of transport signals to a plurality of hierarchical layers, the plurality of layers including a base layer and one or more hierarchical enhancement layers, generating, for each layer, a respective HOA extension payload including side information for parametrically enhancing a reconstructed HOA representation obtainable from the transport signals assigned to the respective layer and any layers lower than the respective layer, assigning the generated HOA extension payloads to their respective layers, and signaling the generated HOA extension payloads in an output bitstream. The present document further relates to a method of decoding a frame of a compressed HOA representation of a sound or sound field, an encoder and a decoder for layered coding of a compressed HOA representation, and a data structure representing a frame of a compressed HOA representation of a sound or sound field. | 2021-02-04 |
| 20210035589 | FRICTIONLESS HANDOFF OF AUDIO CONTENT PLAYING USING OVERLAID ULTRASONIC CODES - In a frictionless handoff of audio content playing, a client device listens for ultrasonic audio. The client hears a playing of a modified audio content by another client device, which includes audio content and an ultrasonic audio quick response (QR) code overlaid on the audio content. The ultrasonic audio QR code includes location information corresponding to a location in the audio content. The client device extracts the ultrasonic audio QR code from the modified audio content. After determining that the playing of the modified audio content has stopped, the client device receives a command to resume playing of the audio content on the client device. In, response to the command, the client device retrieves location information in a last extracted ultrasonic audio QR code and plays the audio content starting at a location in the audio content corresponding to the location information in the last extracted ultrasonic audio QR code. | 2021-02-04 |
| 20210035590 | DEEP LEARNING SEGMENTATION OF AUDIO USING MAGNITUDE SPECTROGRAM - A method, system, and computer readable medium for decomposing an audio signal into different isolated sources. The techniques and mechanisms convert an audio signal into K input spectrogram fragments. The fragments are sent into a deep neural network to isolate for different sources. The isolated fragments are then combined to form full isolated source audio signals. | 2021-02-04 |
| 20210035591 | METHOD FOR ESTIMATING NOISE IN AN AUDIO SIGNAL, NOISE ESTIMATOR, AUDIO ENCODER, AUDIO DECODER, AND SYSTEM FOR TRANSMITTING AUDIO SIGNALS - A method is described that estimates noise in an audio signal. An energy value for the audio signal is estimated and converted into the logarithmic domain. A noise level for the audio signal is estimated based on the converted energy value. | 2021-02-04 |
| 20210035592 | POST FILTER FOR AUDIO SIGNALS - In some embodiments, a pitch filter for filtering a preliminary audio signal generated from an audio bitstream is disclosed. The pitch filter has an operating mode selected from one of either: (i) an active mode where the preliminary audio signal is filtered using filtering information to obtain a filtered audio signal, and (ii) an inactive mode where the pitch filter is disabled. The preliminary audio signal is generated in an audio encoder or audio decoder having a coding mode selected from at least two distinct coding modes, and the pitch filter is capable of being selectively operated in either the active mode or the inactive mode while operating in the coding mode based on control information. | 2021-02-04 |
| 20210035593 | METHOD AND DEVICE OF SUSTAINABLY UPDATING COEFFICIENT VECTOR OF FINITE IMPULSE RESPONSE FILTER - A method and a device of sustainably updating a coefficient vector of a finite impulse response FIRfilter. The method includes obtaining ( | 2021-02-04 |
| 20210035594 | METHODS AND DEVICES FOR RNN-BASED NOISE REDUCTION IN REAL-TIME CONFERENCES - Disclosed herein is a method for RNN-based noise reduction in a real-time conference, comprising: performing frame-and-window for a speech signal to obtain a logarithmic spectrum of the speech signal, and placing the logarithmic spectrum into the RNN model to determine a noise reduction suppression coefficient, and then obtaining the denoised speech signal by applying the noise reduction suppression coefficient to the logarithmic spectrum of the original signal, thereby achieving utilization of the RNN noise reduction method in real-time conferences. In the present disclosure, when inputting the RNN model for estimation, only the logarithmic spectrum of the current frame needs to be inputted. The RNN model of the present disclosure has few requirements on inputted information, without performing huge preprocessing on the received speech signal, which in turn reduces computation burden, increases response speed, and enhances real-time performance. | 2021-02-04 |
| 20210035595 | NOISE REDUCTION APPARATUS - An equalizer of a noise-reduction apparatus amplifies a predetermined amplification frequency band of a sending sound signal so as to generate an adjustment sending sound signal. A noise estimator estimates a noise included in the adjustment sending sound signal generated by the equalizer so as to generate an estimated noise signal. A noise level adjuster adjusts a level of the estimated noise signal generated by the noise estimator, in a predetermined adjustment frequency band, so as to generate an adjusted noise signal. A noise reducer reduces the noise signal included in the adjustment sending sound signal generated by the equalizer, utilizing the adjusted noise signal generated by the noise level adjuster. | 2021-02-04 |
| 20210035596 | SPEECH SIGNAL CASCADE PROCESSING METHOD, TERMINAL, AND COMPUTER-READABLE STORAGE MEDIUM - A method for improving speech signal intelligibility is performed at a device. A speech signal is obtained. A correspondence between the speech signal and a respective user group among different user groups having distinct voice characteristics is identified. Pre-encoding signal augmentation is performed on the speech signal with a respective pre-augmentation filtering coefficient that corresponds to the respective user group to obtain a group-specific pre-augmented speech signal. The device encodes the pre-augmented speech signal for subsequent transmission through the voice communication channel. An encoded version of the pre-augmented speech signal has reduced loss of signal quality as compared to an encoded version of the speech signal that is obtained without the pre-encoding signal augmentation. | 2021-02-04 |
| 20210035597 | AUDIO BANDWIDTH REDUCTION - A first device obtains, from the array, several audio signals and processes the audio signals to produce a speech signal and one or more ambient signals. The first device processes the ambient signals to produce a sound-object sonic descriptor that has metadata describing a sound object within an acoustic environment. The first device transmits, over a communication data link, the speech signal and the descriptor to a second electronic device that is configured to spatially reproduce the sound object using the descriptor mixed with the speech signal, to produce several mixed signals to drive several speakers. | 2021-02-04 |
| 20210035598 | Method of Generating Estimated Value of Local Inverse Speaking Rate (ISR) and Device and Method of Generating Predicted Value of Local ISR Accordingly - A method is disclosed. The proposed method includes: providing an initial speech corpus including plural utterances; based on a condition of maximum a posteriori (MAP), according to respective sequences of syllable duration, syllable duration prosodic state, syllable tone, base-syllable type, and break type of the k | 2021-02-04 |
| 20210035599 | Synchronized Sound Generation from Videos - A computing device receives a video feed. The video feed is divided into a sequence of video segments. For each video segment, visual features of the video segment are extracted. A predicted spectrogram is generated based on the extracted visual features. A synthetic audio waveform is generated from the predicted spectrogram. All synthetic audio waveforms of the video feed are concatenated to generate a synthetic soundtrack that is synchronized with the video feed. | 2021-02-04 |
| 20210035600 | ESTIMATION DEVICE, ESTIMATION METHOD AND PROGRAM - In communication performed among multiple participants, at least one of a participant who will start speaking next and a timing thereof is estimated. | 2021-02-04 |
| 20210035601 | PORTABLE TAPE STORAGE ON A MOBILE PLATFORM - A system may include one or more tape drives. A front portion of the one or more tape drives may be exposed to allow access to one or more respective tape cartridges of each of the one or more tape drives. The system may include one or more servers. The one or more servers may control the one or more tape drives. The system may include one or more ports communicatively connected to the one or more tape drives. Each of the one or more ports may respectively be associated with a specific sensor. Each of the specific sensors may record a specific datum. The system my include one or more power supplies. | 2021-02-04 |
| 20210035602 | MAGNETIC DISK DEVICE AND WRITE PROCESSING METHOD - According to one embodiment, a magnetic disk device includes a disk, a head including a first write head and a second write head configured to write data to the disk and a read head configured to read data from the disk, and a controller configured to write write data to a first area of the disk with the first write head and to overwrite the write data written with the first write head in the first area with the second write head. | 2021-02-04 |
| 20210035603 | Air-Bearing Surface (ABS) Design to Reduce Particle Scratch Risk - A slider design for a hard disk drive (HDD) features a shallow cavity adjacent to a leading edge that has patterns of sub-cavities of various shapes etched into its base to reduce its original surface area. The presence of these patterns of sub-cavities significantly reduces the probability that the slider will capture particles on the surface of a rotating disk and thereby reduces the corresponding probability of surface scratches that such captured particles inevitably produce. | 2021-02-04 |
| 20210035604 | MAGNETIC RECORDING MEDIUM, MAGNETIC RECORDING AND REPRODUCING DEVICE, AND e-IRON OXIDE POWDER - The magnetic recording medium includes a non-magnetic support; and a magnetic layer including a ferromagnetic powder, in which an anisotropic magnetic field distribution is 1.20 or less, and the ferromagnetic powder is ε-iron oxide powder. | 2021-02-04 |
| 20210035605 | AUDIO PROCESSING DEVICE - An audio processing device includes: a drive circuit; a signal processing circuit; a power supply circuit; a power storage; a switch that selectively switches connection of the drive circuit between the power storage and the power supply circuit; and a controller that causes the switch to connect the drive circuit and the power supply circuit when the drive circuit is to be in a first state, and causes the switch to connect the drive circuit and the power storage when the drive circuit enters a second state. The first state is a state where current consumption of the drive circuit is greater than or equal to a predetermined threshold. The second state is a state where the current consumption of the drive circuit is less than the predetermined threshold. | 2021-02-04 |
| 20210035606 | RECORDING LAYER FOR OPTICAL DATA RECORDING MEDIUM, OPTICAL DATA RECORDING MEDIUM, AND SPUTTERING TARGET - A recording layer for an optical data recording medium according to one embodiment of the present invention makes it possible to record an information signal by irradiation with laser beam. The recording layer for an optical data recording medium comprises metal oxides including a Mn oxide, a W oxide, and a Sn oxide. The atomic ratio of Mn with respect to the total number of atoms of metal elements constituting the metal oxides is 3-40 atm %. | 2021-02-04 |
| 20210035607 | Device and Method for Recording Information on a Magnetic Data Storage Medium - Disclosed is a device for recording information on a magnetic data storage medium which comprises a magnetic field source designed to be capable of generating a magnetic field in the region where the magnetic data storage medium is arranged; a source of electromagnetic radiation at a matrix of controllable mirrors; and a matrix of controllable mirrors mounted in a housing so as to be capable of reflecting electromagnetic radiation by means of the controllable mirrors into the region where the magnetic data storage medium is arranged and/or in another direction. The present invention makes it possible to record information on a fixed magnetic data storage medium. | 2021-02-04 |
| 20210035608 | Variable Speed Playback - Provided are methods and systems for variable speed playback. In one aspect the disclosure provides for receiving content having a first playback speed, determining a second playback speed for at least a portion of the content based on a playback factor, associating the second playback speed with the portion of the content, and providing at least the portion of the content at the second playback speed to a display device. | 2021-02-04 |
| 20210035609 | VIDEO RECORDING METHOD AND APPARATUS, VIDEO PLAYING METHOD AND APPARATUS, DEVICE, AND STORAGE MEDIUM - A video recording method, performed by a video recording terminal for recording an interactive video, includes acquiring a recorded first video clip and displaying an interactive editing control corresponding to the first video clip. The method also includes determining a second video clip in a case that a first operation performed on the interactive editing control is received, and generating interactive control information. The interactive control information instructs to display an interactive control point on the first video clip, the interactive control point triggering playing of the second video clip in a case that a second operation is received. Finally, the method includes obtaining the interactive video including the first video clip, the second video clip, and the interactive control information. The first video clip and the second video clip have an interactive relationship in the interactive video. | 2021-02-04 |
| 20210035610 | VIDEO TAGGING BY CORRELATING VISUAL FEATURES TO SOUND TAGS - Automatically recommending sound effects based on visual scenes enables sound engineers during video production of computer simulations, such as movies and video games. This recommendation engine may be accomplished by classifying SFX and using a machine learning engine to output a first of the classified SFX for a first computer simulation based on learned correlations between video attributes of the first computer simulation and the classified SFX. | 2021-02-04 |
| 20210035611 | PACKAGING CONTAINER FOR MULTIMEDIA STORAGE CARRIER - A packaging container for a multimedia storage carrier includes a panel portion and a peripheral side portion. The panel portion is arranged in the peripheral side portion in a sunken manner, and an inner cavity for accommodating the multimedia storage carrier is defined by the panel portion and an inner wall of the peripheral side portion. An inner edge of the peripheral side portion is provided with a snap portion and a snap groove portion opposite to the snap portion. The snap portion and the snap groove portion are configured to fix the multimedia storage carrier in the inner cavity. The snap portion is provided with a support member that abuts against a bottom surface of the multimedia storage carrier, and the support member is configured to support the multimedia storage carrier. | 2021-02-04 |
| 20210035612 | MEMORY ARRAY DECODING AND INTERCONNECTS - Methods and apparatuses for thin film transistors and related fabrication techniques are described. The thin film transistors may access two or more decks of memory cells disposed in a cross-point architecture. The fabrication techniques may use one or more patterns of vias formed at a top layer of a composite stack, which may facilitate building the thin film transistors within the composite stack while using a reduced number of processing steps. Different configurations of the thin film transistors may be built using the fabrication techniques by utilizing different groups of the vias. Further, circuits and components of a memory device (e.g., decoder circuitry, interconnects between aspects of one or more memory arrays) may be constructed using the thin film transistors as described herein along with related via-based fabrication techniques. | 2021-02-04 |
| 20210035613 | SEMICONDUCTOR DEVICE - A semiconductor device is provided. The semiconductor device includes a substrate a bit line structure disposed on the substrate, a trench adjacent to at least one side of the bit line structure, a storage contact structure disposed within the trench, and comprising a storage contact, a silicide layer, and a storage pad which are stacked sequentially. A spacer structure is disposed between the bit line structure and the storage contact structure. | 2021-02-04 |
| 20210035614 | CONTROL OF DUAL-VOLTAGE MEMORY OPERATION - An integrated circuit includes a memory and a system management unit. The memory has a memory array operating according to a memory power supply voltage and access circuitry coupled to said memory array operating according to a logic power supply voltage. The system management unit activates a first control signal to control an operation of the memory selectively in response to a magnitude of a difference in voltage between the logic power supply voltage and the memory power supply voltage. | 2021-02-04 |
| 20210035615 | APPARATUSES AND METHODS FOR PERFORMING OPERATIONS USING SENSE AMPLIFIERS AND INTERMEDIARY CIRCUITRY - Systems, apparatuses, and methods related to performing operations within a memory device are described. Such operations may be performed using data latched in multiple sense amplifiers that are distributed among a plurality of sense amplifiers of the memory device. For example, those sense amplifiers, among the plurality of sense amplifiers, storing data associated with the operation(s) can be determined, and the data can be selectively sent from the determined sense amplifiers to an operation unit, in which the operations are performed. The operations may be made without affecting a subsequent read command that requests data from the plurality of sense amplifiers. | 2021-02-04 |
| 20210035616 | DATA LINE SWITCHING CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE INCLUDING THE SAME - A semiconductor device includes a memory cell array, a first pre-charge circuit, and a data line switching control circuit. The memory cell array includes a first data line, a second data line, and a third data line. The first pre-charge circuit is configured to pre-charge the first data line according to a first voltage level of a first equalizing signal. The data line switching control circuit is configured to disconnect the second data line from the third data line according to a second voltage level of a data line switching control signal in a standby operation of the semiconductor device, to perform charge sharing of the first equalizing signal and the data line switching control signal for a first time in an active operation of the semiconductor device, and to drive the data line switching control signal to the first voltage level. | 2021-02-04 |
| 20210035617 | METHODS FOR MEMORY POWER MANAGEMENT AND MEMORY DEVICES AND SYSTEMS EMPLOYING THE SAME - Systems, apparatuses, and methods for operating a memory device or devices are described. A memory device or module may introduce latency in commands to coordinate operations at the device or to improve timing or power consumption at the device. For example, a host may issue a command to a memory module, and a component or feature of the memory module may receive the command and modify the command or the timing of its execution in manner that is invisible or non-disruptive to the host while facilitating operations at the memory module. In some examples, components or features of a memory module may be disabled to effect or introduce latency in operation without affecting timing or operation of a host device. A memory module may operate in different modes that allow for different latencies; the use or introduction of latencies may not affect other features or operability of the memory module. | 2021-02-04 |
| 20210035618 | MEMORY CONTROLLER, METHOD FOR READ CONTROL OF MEMORY, AND ASSOCIATED STORAGE SYSTEM - A memory controller, a method for read control of a memory, and an associated storage system are provided. The memory controller includes a data latch circuit, a mask generating circuit, a clock control logic electrically coupled to the mask generating circuit, and a demultiplexer electrically coupled to the data latch circuit and the clock control logic. The data latch circuit latches a series of data within a data signal from the memory according to a data strobe signal from the memory. The mask generating circuit generates a mask signal according to the data strobe signal. The clock control logic generates a receiving clock signal according to the mask signal. The demultiplexer determines valid data within the series of data with aid of the receiving clock signal. | 2021-02-04 |
| 20210035619 | ADDITIVE PATTERNING OF SEMICONDUCTOR FILM STACKS - One or more embodiments described herein generally relate to patterning semiconductor film stacks. Unlike in conventional embodiments, the film stacks herein are patterned without the need of etching the magnetic tunnel junction (MTJ) stack. Instead, the film stack is etched before the MTJ stack is deposited such that the spin on carbon layer and the anti-reflective coating layer are completely removed and a trench is formed within the dielectric capping layer and the oxide layer. Thereafter, MTJ stacks are deposited on the buffer layer and on the dielectric capping layer. An oxide capping layer is deposited such that it covers the MTJ stacks. An oxide fill layer is deposited over the oxide capping layer and the film stack is polished by chemical mechanical polishing (CMP). The embodiments described herein advantageously result in no damage to the MTJ stacks since etching is not required. | 2021-02-04 |
| 20210035620 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME - A method for forming a semiconductor structure is disclosed. A substrate having a logic device region and a memory device region is provided. A first dielectric layer is formed on the substrate. Plural memory stack structures are formed on the first dielectric layer on the memory device region. An insulating layer is formed and conformally covers the memory stack structures and the first dielectric layer. An etching back process is performed to remove a portion of the insulating layer without exposing any portion of the memory stack structures. After the etching back process, a second dielectric layer is formed on the insulating layer and completely fills the spaces between the memory stack structures. | 2021-02-04 |
| 20210035621 | METHOD FOR ENHANCING TUNNEL MAGNETORESISTANCE IN MEMORY DEVICE - A method to control a memory cell in a memory device, where the memory cell includes a switch, a memory element and a negative resistance device coupled in series, the method includes: determine whether the memory cell is in a read operation or not; during the read operation in the memory cell, apply a read voltage greater than a predetermined threshold voltage of the negative resistance device for making the negative resistance device entering into a negative resistance state. A memory device that includes a memory cell array is also provided. | 2021-02-04 |
| 20210035622 | MEMORY DEVICE AND OPERATING METHOD THEREOF - A memory device and an operating method thereof are provided. A memory device includes a memory cell array including a plurality of strings, a voltage generating circuit configured to apply a turn-on voltage to the plurality of strings during a predetermined time period during a channel initialization operation of a read operation of a selected string among the plurality of strings, and control logic configured to set the predetermined time period of applying the turn-on voltage to the plurality of strings and to control the voltage generating circuit to apply the turn-on voltage to the plurality of strings during the predetermined time period, wherein the control logic sets the predetermined time period corresponding to the selected string as a first time period and the predetermined time period corresponding to unselected strings among the plurality of strings to be shorter than the first time period. | 2021-02-04 |
| 20210035623 | FLOATING BODY DRAM WITH REDUCED ACCESS ENERGY - Memory devices, controllers and associated methods are disclosed. In one embodiment, a memory device is disclosed. The memory device includes storage cells that are each formed with a metal-oxide-semiconductor (MOS) transistor having a floating body. Data is stored as charge in the floating body. A transfer interface receives a read command to access data stored in a first group of the storage cells. Sensing circuitry detects the data stored in the first group of storage cells. The transfer interface selectively performs a writeback operation of the sensed data associated with the read command. | 2021-02-04 |
| 20210035624 | MEMORY DEVICE AND ROW-HAMMER REFRESH METHOD THEREOF - A memory device and a row-hammer refresh method thereof are provided. The memory device includes a memory array and a controller. The memory array includes a plurality of normal areas and a redundancy area adjacent to the plurality of normal areas. The redundancy area includes a plurality of first word lines and a plurality of second word lines which are alternately arranged. The controller is configured to row-hammer refresh the plurality of normal areas without row-hammer refreshing the redundancy area. | 2021-02-04 |
| 20210035625 | MEMORY DEVICE AND REFRESH METHOD THEREOF - A memory device and a refresh method thereof are provided. The memory device includes a memory array and a controller. The memory array includes a plurality of normal areas and a redundancy area near the plurality of normal areas. The redundancy area includes a plurality of redundancy word lines. A plurality of boundary word lines are arranged near boundaries between the plurality of normal areas and the redundancy area. The controller refreshes the plurality of redundancy word lines in sequence, and refreshes the plurality of boundary word lines in sequence after refreshing the plurality of redundancy word lines in sequence. | 2021-02-04 |
| 20210035626 | SRAM ARCHITECTURE - The present invention relates generally to the field of semiconductor memories and in particular to memory cells comprising a static random access memory (SRAM) bitcell ( | 2021-02-04 |
| 20210035627 | ON-DEMAND HIGH PERFORMANCE MODE FOR MEMORY WRITE COMMANDS - A processing device in a memory system determines whether a number of a plurality memory commands stored in a queue satisfies a queue depth threshold criterion. Responsive to the queue depth threshold criterion being satisfied, the processing device initiates a high performance mode of operation for the system and executes, in the high performance mode of operation, a first memory command of the plurality of memory commands. | 2021-02-04 |
| 20210035628 | STORAGE DEVICE AND METHOD, DATA PROCESSING DEVICE AND METHOD, ELECTRONIC DEVICE - Aspect for storage device with fault tolerance capability for neural networks are described herein. The aspects may include a first storage unit of a storage device. The first storage unit is configured to store one or more first bits of data and the data includes floating point type data and fixed point type data. The first bits include one or more sign bits of the floating point type data and the fixed point type data. The aspect may further include a second storage unit of the storage device. The second storage unit may be configured to store one or more second bits of the data. In some examples, the first storage unit may include an ECC memory and the second storage unit may include a non-ECC memory. The ECC memory may include an ECC check Dynamic Random Access Memory and an ECC check Static Random Access Memory. | 2021-02-04 |
| 20210035629 | APPARATUS AND METHOD FOR CONTROLLING GRADUAL CONDUCTANCE CHANGE IN SYNAPTIC ELEMENT - A memory apparatus includes a memory array including a plurality of memory cells capable of selectively storing logic states and a plurality of bit lines and word lines connected to the plurality of memory cells; a controller for controlling a writing step and a reading step; a writing unit; and a reading unit, wherein the controller selects one or more memory cells through the writing unit, sequentially applies a writing voltage thereto to allow the logic states to be written therein, and applies a reading voltage to the one or more memory cells, which are selected to have the logic states written therein, through the reading unit so as to determine synaptic weights through a sum of currents flowing through the one or more memory cells so that the selected one or more memory cells are allowed to be recognized to operate as one synaptic element. | 2021-02-04 |
| 20210035630 | PROGRAMMING MEMORY CELLS OF MEMORY DEVICES - One embodiment of a method for programming multiple-level memory cells includes programming lower page data to memory cells in a first pass of a multiple-pass programming operation. The method includes programming higher page data to the memory cells in a second pass of the multiple-pass programming operation such that higher page data subject to the programmed lower page data is programmed prior to higher page data subject to erase data. | 2021-02-04 |
| 20210035631 | MEMORY CELL STATE IN A VALLEY BETWEEN ADJACENT DATA STATES - A memory cell can have a state in a valley between adjacent data states. A determination can be made whether a state of a memory cell is in a valley between adjacent distributions of states associated with respective data states. A signal indicative of a data state of the memory cell and whether the state of the memory cell is in the valley can be transmitted. | 2021-02-04 |
| 20210035632 | MEMORY ACCESS MODULE FOR PERFORMING A PLURALITY OF SENSING OPERATIONS TO GENERATE DIGITAL VALUES OF A STORAGE CELL IN ORDER TO PERFORM DECODING OF THE STORAGE CELL - A method for performing memory access of a Flash cell of a Flash memory includes: performing a first sensing operation corresponding to a first sensing voltage to generate a first digital value of the Flash cell; according to a result of the first sensing operation, performing a plurality of second sensing operations to generate a second digital value of the Flash cell representing at least one candidate threshold voltage of the Flash cell; determining the threshold voltage of the memory Flash cell according to the at least one candidate threshold voltage; determining soft information of a bit stored in the Flash cell according to the threshold voltage of the Flash cell; and using the soft information to perform soft decoding. | 2021-02-04 |
| 20210035633 | MEMORY CELL WITH BUILT-IN AMPLIFYING FUNCTION, MEMORY DEVICE AND METHOD USING THE SAME - A memory device that includes at least one memory cell is introduced. Each of the at least one memory cell is coupled to a bit line and a word line. Each of the at least one memory cell includes a memory element and a selector element, in which the memory element is configured to store data of the at least one memory cell. The selector element is coupled to the memory element in series and is configured to select the memory element for a read operation and amplify the data stored in the memory element in the read operation. | 2021-02-04 |
| 20210035634 | RESISITIVE MEMORY DEVICE - A resistive memory device is provided. The resistive memory device includes a resistive memory cell electrically connected to a local word line node; a local word line transistor configured to electrically connect the local word line node to a global word line node; a global word line transistor configured to electrically connect the global word line node to a sensing node; and a margin compensation circuit comprising a margin compensation switch electrically connected to the local word line node and the global word line node. | 2021-02-04 |
| 20210035635 | NONVOLATILE MEMORY DEVICE AND METHOD OF OPERATING THE SAME - A nonvolatile memory device and a method of operating the same are provided. The nonvolatile memory device may include a memory cell array having a vertical stack-type structure, a control logic, and a bit line. The memory cell array may include memory cells that each include corresponding portions of a semiconductor layer and a resistance change layer. The control logic, in a read operation, may be configured to apply a first voltage to a non-select memory cell and a second voltage to a non-select memory cell. The first voltage turns on current only in the semiconductor layer portion of the non-select memory cell. The second voltage turns on current in both the semiconductor layer and resistance change layer portions of the select memory cell. The bit line may be configured to apply a read voltage to the select memory cell during the read operation. | 2021-02-04 |
| 20210035636 | RESISTIVE RANDOM-ACCESS MEMORY AND ARCHITECTURE WITH SELECT AND CONTROL TRANSISTORS - A semiconductor device includes memory devices respectively comprising a selector transistor in series with a control transistor and a memory cell, wherein the control transistor is connected to the memory cell. Control lines of the semiconductor device extend along a first direction, and a first control line is connected to a first memory device control transistor and a second memory device control transistor. Word lines extend in the first direction, and a first word line is connected to a first memory device selector transistor and a second memory device selector transistor. Bitlines extend in a second direction, with a first bitline connected to a first memory device memory cell and a second bitline is connected to a second memory device memory cell. Source lines extend in the second direction, and a first source line is connected to the first memory device selector transistor and the second memory device selector transistor. | 2021-02-04 |
| 20210035637 | CURRENT-GENERATOR CIRCUIT - A current-generator circuit includes an output-current generator circuit having a control branch to be coupled to a control current generator and adapted to provide a control current pulse and a driver electrically coupled between the control branch and the output leg. A compensation circuit includes a first compensation branch configured to generate a compensation current pulse that is a function of the control current pulse and a second compensation branch coupled in a current mirror configuration with the first compensation branch to receive the compensation current pulse. The second compensation branch includes a resistive block having an electrical resistance that is a function of a resistance of an output load. The second compensation branch is electrically coupled to the control branch and the driver is electrically coupled to the control branch and to the output leg. | 2021-02-04 |
| 20210035638 | CIRCUIT AND METHOD FOR PROGRAMMING RESISTIVE MEMORY CELLS - The present disclosure relates to a method of programming resistive memory cells of a resistive memory, the method comprising: applying, by a programming circuit based on a first target resistive state, an initial resistance modification to a first cell of the resistive memory to change its resistance from an initial resistive state to a first new resistance; comparing, by the programming circuit, the first new resistance of the first cell with a resistance range of the first target resistive state and with a target resistance range associated with the first target resistive state; and if it is determined that the first new resistance is outside the resistance range of the target resistive state and inside the target resistance range, applying by the programming circuit one or more further resistance modifications to the first cell to increase or decrease its resistance. | 2021-02-04 |
| 20210035639 | MEMORY DEVICE HAVING SEPARATE PROGRAMMING AND RESISTANCE READOUT CONTROL - A method for fabricating a semiconductor device includes forming first contacts to a heater for programming, and forming second contacts to a phase-change material layer for resistance readout. The phase-change material layer is formed in proximity to the heater, and the first contacts are electrically isolated from the second contacts to provide separate programming and resistance readout control. | 2021-02-04 |
| 20210035640 | CONTENT ADDRESSABLE MEMORY CIRCUITS WITH THRESHOLD SWITCHING MEMRISTORS - A content addressable memory (CAM) structure is provided. The CAM comprises a plurality of CAM cells communicatively coupled to processing circuitry. A plurality of threshold switching (TS) memristors are included, each configured to connect to a one of the plurality of CAM cells, with the first end connected to the CAM cell and the second connected to a match line. A discharge transistor is included and configured to discharge any charge on the match line in response to the CAM receiving a command to perform a search. | 2021-02-04 |
| 20210035641 | NON-VOLATILE MEMORY DEVICE AND OPERATING METHOD OF THE SAME - Provided are a non-volatile memory device and an operating method thereof. The non-volatile memory device includes a memory cell array having a vertically stacked structure, a bit line for applying a programming voltage to the memory cell array, and a control logic. The memory cell array includes memory cells that each include a corresponding portion of a semiconductor layer and a corresponding portion of a resistance layer. The memory cells include a non-selected memory cell, a compensation memory cell, and a selected memory cell. The control logic is configured to apply an adjusted program voltage to the selected memory cell, based on applying a first voltage to the compensation memory cell, a second voltage to the selected memory cell, and a third voltage to the non-selected memory cell. The adjusted program voltage may be dropped compared to the programming voltage due to the compensation memory cell. | 2021-02-04 |
| 20210035642 | ERASE CYCLE HEALING USING A HIGH VOLTAGE PULSE - A request to perform a write operation at a memory component can be received. A destination block of the memory component to store data of the write operation can be determined. A voltage pulse can be applied to the destination block that places a memory cell of the destination block at a voltage level associated with a high voltage state. Responsive to applying the voltage pulse to the destination block, an erase operation for the destination block can be performed to change the voltage level of the memory cell from the high voltage state to a low voltage state. A write operation can be performed to write the data to the destination block that is at the low voltage state. | 2021-02-04 |
| 20210035643 | CHARGE PUMP FOR USE IN NON-VOLATILE FLASH MEMORY DEVICES - Numerous embodiments of an improved charge pump design are disclosed for generating the high voltages necessary to perform erase and program operations in non-volatile flash memory devices. In these embodiments, each boost stage in the charge pump is modified to overcome a deficiency in prior art charge pumps whereby voltage actually would decrease in the final boost stage. These modifications include the addition of one or more of a clock doubling circuit, a local self-precharge circuit, a feed-forward precharge circuit, a feed-backward precharge circuit, and a hybrid circuit comprising NMOS and PMOS transistors and diodes. | 2021-02-04 |
| 20210035644 | MEMORY APPARATUS AND DATA ACCESS METHOD FOR MEMORY - A memory apparatus and a data access method for a memory are provided. The data access method includes: receiving a data erase command for performing a data erase operation; and, during the data erase operation: configuring a selected memory cell block in the memory according to the data erase command; providing a flag memory cell corresponding to the selected memory cell block, erasing a data in the flag memory cell according to the data erase command, and keeping a data in a plurality of selected memory cells in the selected memory cell block unchanged. | 2021-02-04 |
| 20210035645 | DATA ERASE OPERATIONS FOR A MEMORY SYSTEM - A data erase operation is performed on the memory system. The directed data erase operation performed on the memory system erases blocks of the memory device including blocks that are indicated as not including user data. In some embodiments, a data erase operation may be performed on a memory system to erase those groups of memory cells (e.g., blocks) indicated as not including user data. In some embodiments, a data erase operation may be performed on a memory system to erase those groups of memory cells (e.g., blocks) indicated as valid without erasing those groups of memory cells (e.g., blocks) indicated as invalid. In some embodiments, a data erase operation that can be performed on a memory system may obtain information associated with failing scenes of groups of memory cells (e.g., blocks) prior to obtaining the information, and erase the blocks (e.g., invalid blocks) subsequently. | 2021-02-04 |
| 20210035646 | SEMICONDUCTOR MEMORY DEVICE - According to an embodiment, a semiconductor memory device includes a memory cell array and a control circuit. The control circuit is configured to suspend a first operation on the memory cell array while the first operation is being performed, to start a first read operation on the memory cell array, and to resume the suspended first operation at least after the first read operation has been started. Upon receipt of a first command, a setting as to whether or not to resume the suspended first operation in response to receipt of a second command is switched. The second command is different from the first command. | 2021-02-04 |
| 20210035647 | SEMICONDUCTOR DEVICE AND CONTINUOUS READING METHOD - A continuous readout method of a flash memory is provided. Selected bit lines (BL0, BL4, BL8, and BL12) are masked by three non-selected bit lines when data of a cache memory (C | 2021-02-04 |
| 20210035648 | STORAGE SYSTEM WITH ERROR MITIGATION MECHANISM AND METHOD OF OPERATION THEREOF - A storage system includes: a control processor, configured to: read user data with a read threshold, detect a correctable data error in the user data, adjust the read threshold to correct the correctable data error, read a 1 and 0 counter to determine which threshold adjustment range has been activated, generate an adjusted read threshold, based on the threshold adjustment range, to update an optimal read threshold set; and read the user data in a physical block using the adjusted read threshold. | 2021-02-04 |
| 20210035649 | READ DISTURB SCAN CONSOLIDATION - A processing device in a memory system determines that data stored in a first block of a plurality of blocks of a memory component satisfies a first threshold criterion pertaining to an age of the data. Responsive to the data stored in the first block satisfying the first threshold criterion, the processing device maintains a first counter to track a number of read operations performed on the first block. The processing device further determines that the data stored in the first block does not satisfy the first threshold criterion, and in response, maintains a second counter to track a number of read operations performed on a super block comprising the plurality of blocks. | 2021-02-04 |
| 20210035650 | NONVOLATILE MEMORY DEVICE AND METHOD OF CONTROLLING INITIALIZATION OF THE SAME - Method of controlling initialization of nonvolatile memory device, where nonvolatile memory device includes memory cell region including first metal pad and peripheral circuit region including second metal pad and vertically connected to memory cell region by first and second metal pads, includes performing first sensing operation to sense write setting data stored in first memory cells in memory cell region of first memory plane and store first read setting data in first page buffer circuit in peripheral circuit region of first memory plane, performing second sensing operation to sense write setting data stored in second memory cells in memory cell region of second memory plane and store second read setting data in second page buffer circuit in peripheral circuit region of second memory plane and performing dump-down operation to store restored setting data in buffer based on first read setting data and second read setting data. | 2021-02-04 |
| 20210035651 | SHIFT REGISTER, GATE DRIVING CIRCUIT, AND DISPLAY DEVICE - A shift register includes: a first signal output terminal; a first switching, configured to transmit a signal of a first DC power signal terminal to a first node in response to the signal of the first DC power signal terminal; a second switching, configured to transmit a signal of a second DC power signal terminal to the first node in response to a signal of the first signal output terminal; a third switching, configured to transmit the signal of the second DC power signal terminal to a second signal output terminal in response to a signal of the first node; and a fourth switching, configured to transmit the signal of the first DC power signal terminal to the second signal output terminal in response to the signal of the first DC power signal terminal. | 2021-02-04 |
| 20210035652 | SYSTEM INCLUDING HIERARCHICAL MEMORY MODULES HAVING DIFFERENT TYPES OF INTEGRATED CIRCUIT MEMORY DEVICES - Volatile memory devices may be on a first memory module that is coupled to a memory controller by a first signal path. A nonvolatile memory device may be on a second memory module that is coupled to the first memory module by a second signal path. A memory transaction for the nonvolatile memory device may be transferred from the memory controller to at least one of the volatile memory devices using the first signal path and data associated with the memory transaction is to be written from at least one of the volatile memory devices to the nonvolatile memory device using the second signal path and a control signal. A durability circuit may generate the control signal based on a comparison of a number of write transactions to a particular memory location with a threshold value. | 2021-02-04 |
| 20210035653 | APPARATUS AND METHOD - Apparatus comprises memory circuitry having a plurality of addressable memory entries storing respective data items and associated error protection codes; memory error protection circuitry to generate the error protection code for a data item stored to the memory circuitry, the error protection code for a given data item stored to the memory circuitry depending upon at least the given data item and a memory address defining a memory entry to which the given data item is stored, and to perform a check operation to check for consistency between a retrieved data item, the memory address defining a memory entry from which the given data item is retrieved and the error protection code associated with the retrieved data item; memory built-in self-test circuitry to test the memory and memory error protection circuitry; and access circuitry to provide an indirect access path between the memory built-in self-test circuitry a memory which accesses the memory circuitry via the memory error protection circuitry and a direct access path between the memory built-in self-test circuitry and a memory entry which bypasses the memory error protection circuitry; the memory built-in self-test circuitry being configured to execute a test operation by writing a test value to a first memory entry of the memory circuitry having a first test memory address via the indirect access path; retrieving the test value and associated error protection code from the first memory entry by the direct access path; writing the retrieved test value and associated error protection code to a second memory entry having a second test memory address via the direct access path, there being a difference in at least one bit between the first test memory address and the second test memory address; and retrieving the test value and associated error protection code from the second memory entry via the indirect access path; the memory built-in self-test circuitry comprising fault detection circuitry configured to detect a fault condition when the result of the check operation performed by the memory error protection circuitry is inconsistent with the difference between the first test memory address and the second test memory address. | 2021-02-04 |
| 20210035654 | IDENTIFICATION OF SUSCEPTIBILITY TO INDUCED CHARGE LEAKAGE - Aspects of the present disclosure relate to techniques for identifying susceptibility to induced charge leakage. In examples, a susceptibility test sequence comprising a cache line flush instruction is used to repeatedly activate a row of a memory unit. The susceptibility test sequence causes induced charge leakage within rows that are physically adjacent to the activated row, such that a physical adjacency map can be generated. In other examples, a physical adjacency map is used to identify a set of adjacent rows to a target row. A susceptibility test sequence is used to repeatedly activate the set of adjacent rows, after which the content of the target row is analyzed to determine whether the any bits of the target row flipped as a result of induced charge leakage. If flipped bits are not identified, an indication is generated that the memory unit is not susceptible to induced charge leakage. | 2021-02-04 |
| 20210035655 | SCALABLE EXPERIMENTAL WORKFLOW FOR PARAMETER ESTIMATION - The present disclosure relates to a scalable experimental workflow that uses a culture system to maintain a steady state in a biological system, and techniques for identifying values for parameters in a in silico model based on experimental data obtained from the biological system. Particularly, aspects of the present disclosure are directed to obtaining measurement data for one or more characteristics of a biological system developed in a culture system, where the measurement data is indicative of each of the one or more characteristics at a physiological steady state where growth of the biological system is occurring at a substantially constant growth rate, determining a value for a parameter of a model of the biological system based on an growth formula, the measurement data, and the substantially constant growth rate, and parametrizing the model with at least the value determined for the parameter. | 2021-02-04 |
| 20210035656 | SYSTEMS AND METHODS FOR JOINT EVENT SEGMENTATION AND BASECALLING IN SINGLE MOLECULE SEQUENCING - A system comprises a joint event segmentation and basecalling module to accept raw current signals read from a DNA strand, wherein the raw current signals span one or more events each representing a single base movement in an underlying DNA base sequence. The joint event segmentation and basecalling module combines a run-length tracking hidden Markov model (HMM) for event detection and a de Bruijn HMM for basecalling in a single joint HMM, wherein the run-length HMM tracks duration of a current event in the DNA base sequence and the de Bruijn HMM tracks a local k-mer of the current event in the DNA base sequence. The joint event segmentation and basecalling module then utilizes the single joint HMM to process the raw current signals to track both the local k-mer and the duration of the current event in the DNA base sequence simultaneously via dynamic programming. | 2021-02-04 |
| 20210035657 | EFFICIENT CLUSTERING OF NOISY POLYNUCLEOTIDE SEQUENCE READS - A technique for clustering DNA reads from polynucleotide sequencing is described. DNA reads with a level of difference that is likely caused by errors in sequencing are grouped together in the same cluster. DNA reads that represent reads of different DNA molecules are placed in different clusters. The clusters are based on edit distance, which is the number of changes necessary to convert a given DNA read into another. The process of forming clusters may be performed iteratively and may use other types of distance that serve as an approximation for edit distance. Well clustered DNA reads provide a starting point for further analysis. | 2021-02-04 |
| 20210035658 | METHODS AND SYSTEMS FOR GENERATING COMPATIBLE SUBSTANCE INSTRUCTION SETS USING ARTIFICIAL INTELLIGENCE - A system for generating a compatible substance instruction set using artificial intelligence. The system includes at least a server, wherein the at least a server is configured to receive at least a biomarker datum from a user client device. The at least a server is configured to categorize the at least a biomarker datum as a function of a biomarker system classification to produce at least a classified biomarker datum. The at least a server is configured to receive training data and to retrieve training data from a database. The at least a server is configured to select at least a first machine-learning model as a function of the first training set and the at least a classified biomarker datum. The at least a server is configured to generate at least a compatible substance instruction set containing at least a recommended compatible substance as a function of the at least a classified biomarker datum, the first training set, and the at least a first machine-learning model. | 2021-02-04 |
| 20210035659 | METHOD FOR FORMING HISTORY OF NATURAL GAS ACCUMULATION BY USING CARBON ISOTOPES BY PYROLYSIS EXPERIMENT - The present invention provides a method for forming a history of natural gas accumulation by using carbon isotopes by a pyrolysis experiment. The method includes: obtaining activation energy distribution and a frequency factor of light carbon methane; carrying out carbon isotope kinetics simulation of natural gas in a study area by using a spreadsheet function of Excel to obtain activation energy, a mass fraction and a frequency factor of heavy carbon methane; establishing a burial history and a thermal history of the study area based on geological data; and combining the activation energy distribution and frequency factor of the heavy carbon methane with the burial history and thermal history of the study area, and establishing an instantaneous curve, a cumulative curve and a stage cumulative curve of natural gas under geological conditions on a geologic time scale. | 2021-02-04 |
| 20210035660 | COMPUTATIONAL SCREENING OF CANDIDATE COMPOUNDS - A method for computing free energy difference between a reference molecule and a target molecule. The target molecule has the common set of atoms P | 2021-02-04 |
| 20210035661 | METHODS AND SYSTEMS FOR RELATING USER INPUTS TO ANTIDOTE LABELS USING ARTIFICIAL INTELLIGENCE - A system for relating user inputs to antidote labels using artificial intelligence. The system includes at least a server designed and configured to receive at least a user input datum. The at least a server is designed and configured to create at least an unsupervised machine-learning model as a function of the at least a user input datum and output at least a first proving element. The at least a server is configured to select at least a first training set as a function of the at least a user input datum and the at least a first probing element. The system includes at least a label learner operating on the at least a server configured to create at least a supervised machine-learning model using the at least a first training set and relate at least a user input datum to at least an antidote. At least a label learner is configured to generate at least an antidote output using the at least a user input datum and the at least a supervised machine-learning model. | 2021-02-04 |
| 20210035662 | SYSTEMS AND METHODS FOR IMPROVING DISEASE DIAGNOSIS USING MEASURED ANALYTES - Systems and methods for diagnosing diseases such as prostate cancer, breast cancer, lung cancer, ovarian cancer, and their stages are disclosed. In certain embodiments, the disclosed systems and methods collect patient samples, calculate concentrations and Proximity Scores of biomarkers, and use those calculations to produce a training set model that is used to correlate biomarker concentrations and Proximity Scores to disease diagnoses and disease states (e.g. cancer stages). In certain embodiments, the correlation techniques used include simple regression, a ROC curve area maximization, a topology stabilization, or a Spatial Proximity Correlation analysis. | 2021-02-04 |
| 20210035663 | FACILITY AND METHOD FOR VALIDATING THE ORIGIN AND/OR QUALITY OF BIOLOGICAL SPECIMEN SECTIONS - The facility for validating the origin and/or quality of biological specimen sections, stored on specimen slides, includes a device for reading encoded identification data, a device for acquiring biometric data specific to a biological specimen, and a data transmitter to a computer processor. The facility validates the origin and/or the quality of biological specimen slides or validates the quality of the staining of biological specimen slides. There are methods for implementing the facility in the context of such uses. | 2021-02-04 |
| 20210035664 | ELECTRONIC HEALTHCARE RECORD SYSTEM - An electronic healthcare record (EHCR) data processing method is provided herein the method comprising: running an EHCR program of code that comprises four separate but interactive layers of software code comprising—a view layer of software code (view layer), a template layer of software code (template layer), a platform layer of software code (platform layer), and a database layer of software code (database layer). | 2021-02-04 |
| 20210035665 | BRAIN NETWORK ACTIVITY ESTIMATION SYSTEM, METHOD OF ESTIMATING ACTIVITIES OF BRAIN NETWORK, BRAIN NETWORK ACTIVITY ESTIMATION PROGRAM, AND TRAINED BRAIN ACTIVITY ESTIMATION MODEL - A brain network activity estimation system includes means for obtaining brain wave measurement data and functional magnetic resonance imaging measurement data simultaneously measured from a subject, means for constructing a feature estimation model which receives the brain wave measurement data as input data and determining a parameter which defines the feature estimation model, means for calculating a feature value for each module based on an output value from each module that is calculated when the brain wave measurement data is provided as the input data, means for calculating an image feature value for each brain network based on the functional magnetic resonance imaging measurement data, and means for determining one or more modules which express activities of a specific brain network among a plurality of modules by evaluating correlation between the feature value for each module and the image feature value for each brain network. | 2021-02-04 |
| 20210035666 | INTEGRATING DISTRIBUTED SYSTEMS USING BIOMETRIC IDENTIFICATION - A system uses a digital representation of a biometric to match and/or dedupe first and second records respectively stored in first and second systems. In various examples, an identification system may be used to determine an identity using a digital representation of a biometric, locate a first record in the first system and a second record in a second system, and dedupe the first and second records. In a number of examples, an identification system may be used to locate a first record in a first system and a second record in a second system using identity information, determine that the first record and second record cannot be verified as associated with a same person within a threshold certainty, and determine whether a person associated with the first record is associated with the second record using a digital representation of a biometric for the person. | 2021-02-04 |
| 20210035667 | SERVER, SYSTEM, AND SERVICE PROVISION METHOD - Provided is a system comprising a server configured to provide a service related to health of a user, and a vehicle configured to provide the service. The server decides a service to be provided to the user based on health checkup information of the user, and generates a dispatch schedule of the vehicle configured to provide the service. The vehicle is loaded with equipment or goods for providing the service, and is driven based on the dispatch schedule. | 2021-02-04 |
| 20210035668 | PLATFORM AND SYSTEM FOR DIGITAL PERSONALIZED MEDICINE - The digital personalized medicine system uses digital data to assess or diagnose symptoms of a subject to provide personalized or more appropriate therapeutic interventions and improved diagnoses. The use of prioritized questions and answers with associated feature importance can be used to assess mental function and allow a subject to be diagnosed with fewer questions, such that diagnosis can be repeated more often and allow the dosage to be adjusted more frequently. Pharmacokinetics of the subject can be estimated based on demographic data and biomarkers or measured, in order to determine a treatment plan for the subject. Also, biomarkers can be used to determine when the patient may be at risk for experiencing undesirable side effects and the treatment plan adjusted accordingly. | 2021-02-04 |
| 20210035669 | SYSTEM FOR PROVIDING A DATA MARKET FOR HEALTH DATA AND FOR PROVIDING REWARDS TO DATA MARKET PARTICIPANTS - A system for maintaining accurate health data and for providing rewards to data market participants. A marketplace platform based on Blockchain technology leverages smart contracts to provide rewards to sellers of data assets that provide corrections or updates to medical data, such as provider demographics. A URL API is provided to a buyer of the data with an encrypted password that is used to access the data from the URL API. | 2021-02-04 |
| 20210035670 | MEDICAL DATA COLLECTION DEVICES, SYSTEMS, AND METHODS - A system, method, and device for medical data collection are disclosed. An example portable device includes a camera configured to record images, a memory storing the recorded images, and a display interface for displaying the images. The portable device also includes a processor configured to instruct the camera to record at least one of the images and extract medical data from the at least one image using an optical character recognition routine. The example processor is further configured to establish a connection with a clinician computer such that the portable device is recognized by the clinician computer as a keyboard. Moreover, the example processor is configured to transmit at least some of the extracted medical data to the clinician computer as a keyboard input to the clinician computer. | 2021-02-04 |
| 20210035671 | SYSTEM AND METHOD OF DETERMINING A PRESCRIPTION FOR A PATIENT - A method of determining a prescription of two or more medicines for a patient, using a machine learning model executed on a server. The method includes obtaining a medical record of a new patient; generating a medicine intake matrix by obtaining medicine intake data of two or more medicines in use by the new patient; generating a symptom level matrix by obtaining levels of symptoms associated with the two or more medicines from the new patient after intake; and determining, using a transfer function, a prescription including an amount of a first medicine and an amount of a second medicine for the new patient to reduce a value of a sum of the symptom level matrix, wherein the transfer function provides an output value of prescription for the new patient based on the medicine intake matrix and the symptom level matrix. | 2021-02-04 |
| 20210035672 | METHOD AND APPARATUS FOR INDIVIDUALIZED ADMINISTRATION OF MEDICAMENTS FOR DELIVERY WITHIN A THERAPEUTIC RANGE - Techniques for generating a dosing protocol for an individual include a continuous multivariate model for dose response to a medicament, the model having a population parameter that characterizes a population of individuals and a random parameter based on a distribution of observed values in the population. A first dose based on a naive most probable value for the random parameter; a probability that the first dose is therapeutic; and, a set of one or more times to sample the subject for the therapeutic effect based on the probability, are all determined using the model. The subject is sampled to obtain measured values of the therapeutic effect. A subject-specific most probable value for the at least one random parameter is determined based on the model and measured values. A second dose and timing therefor are determined based on the subject-specific most probable value. | 2021-02-04 |
| 20210035673 | SYSTEMS AND METHODS FOR DISEASE CONTROL AND MANAGEMENT - Methods, computer-readable media, and systems for providing disease management. In one implementation, a system develops a treatment recommendation for a patient based on patient data. The system may receive patient data, execute a basic model of the physiological system of the patient to generate a modified model for the patient based on the patient data, perform a statistical analysis of the patient data to detect data excursions of the parameter values; use the modified model to determine factors causing the data excursions; and use the model to develop a treatment recommendation to ameliorate negative effects of the disease. | 2021-02-04 |
| 20210035674 | SYSTEMS AND METHODS FOR PROVIDING AND MANAGING A PERSONALIZED CARDIAC REHABILITATION PLAN - A system for managing an individualized cardiac rehabilitation plan is provided. The system includes an externally worn device and a server. The server includes a processor configured to receive input regarding the rehabilitation plan; generate one or more plans specifying an individualized set of rehabilitative exercise sessions for a patient, receive electrocardiogram (ECG) and non-ECG physiological information acquired from the patient compare the ECG and/or non-ECG physiological information to predetermined criteria and dynamically adjust the cardiac rehabilitation plan based on the comparison to create an adjusted cardiac rehabilitation plan. | 2021-02-04 |
| 20210035675 | METHOD AND SYSTEM FOR DETERMINING AND IMPROVING BEHAVIORAL INDEX - The present invention provides methods and systems determining the behavioural index of a user. The present invention involves analyzing the user's behaviour and linguistic parameters using a smart wearable device. Basis the analysis, user's behavioural index is suitably determined, modified and informed to the user. | 2021-02-04 |
| 20210035676 | MEDICAL DOCUMENT CREATION SUPPORT APPARATUS, METHOD AND PROGRAM, LEARNED MODEL, AND LEARNING APPARATUS, METHOD AND PROGRAM - A feature information acquisition unit acquires the first feature information on the first medical image and second feature information on the second medical image having an imaging time different from an imaging time of the first medical image. A sentence creation unit compares the first feature information and the second feature information generated by the feature information acquisition unit, and creates a sentence representing a change between the first medical image and the second medical image. A display control unit causes the display unit to display a sentence representing a change. | 2021-02-04 |
