| Entries |
| Document | Title | Date |
|---|
| 20080221856 | Method and System for a Self Managing and Scalable Grid Storage - The present invention generally provides a method for grid storage including balancing read and write requests from applications across a first group of nodes in a grid storage system for avoiding hot spots and optimizing performance through smart caching; balancing storage capacity across a second group of nodes in the grid storage system, nodes in the first and second groups being at least one of hardware interchangeable online, capable of being added to change performance or capacity of the grid storage system and capable of being removed to change performance or capacity of the grid storage system; and self managing of the first and second groups of nodes for providing at least one of scalability, self healing after failure of components in the grid storage, non-disruptive upgrades to the grid storage system, and eliminating duplicate data on an object or sub-object level in the grid storage system. | 09-11-2008 |
| 20080221857 | METHOD AND APPARATUS FOR SIMULATING THE WORKLOAD OF A COMPUTE FARM - A method for simulating the workload of a compute farm produces simulation data that include statistics about executed jobs and the use of the compute farm's resources. The simulation data can be further generated in response to a plurality of “what-if” scenarios, in which different operation scenarios of the compute farm can be defined and the workload simulated for each such scenario. In accordance with another embodiment, a method for simulating the workflow in a computing farm is disclosed. | 09-11-2008 |
| 20080249759 | USB Device Simulator - Techniques for simulating universal serial bus (USB) video devices are described. In one example, a document containing a USB video device descriptor set is loaded by a device simulator application. The document is parsed and the descriptor set is extracted. The descriptor set is then used to define a simulated USB video device. A device simulation framework simulates a USB device attachment to a computing device and video data is streamed from the simulated USB video device to the computing device. A video driver associated with the computing device processes the video data as if the data originated from USB video device hardware. Multiple different USB video devices may be simulated and different collections and configurations of video data can be utilized. | 10-09-2008 |
| 20080255822 | Automatic Generation of Test Suite for Processor Architecture Compliance - A parametrically controlled model-based test generator automatically generates architectural compliance test suites for different implementations of a processor architecture, based on a set of architectural decisions chosen among optional behaviors for each implementation. Thus, different implementations of the same architecture can be easily supported by modifying the parameter values. In addition, ongoing changes to the architecture or comprehensive updates to the test suite can be easily handled by updating the architecture model or the coverage models, forgoing the need to review the whole, potentially huge, set of tests. | 10-16-2008 |
| 20080262821 | METHOD, APPARATUS, AND COMPUTER PROGRAM PRODUCT FOR DYNAMICALLY MANAGING SIMULATED ADDRESSES - A method, apparatus, and computer program product are provided for dynamically generating and managing addresses in a simulation environment. Address parameters and requests for addresses for performing commands from multiple simulation components are received. The multiple simulation components are associated with address maps. The requests include configuration parameters. Addresses are provided for performing the commands at the multiple simulation components based on the address parameters and the configuration parameters. Address generation is centrally managed such that when an address map for one simulation component changes, address maps associated with other simulation components and access to the other simulation components are not affected. | 10-23-2008 |
| 20080262822 | Simulation using resource models - Operational resource modeling is usable to analyze application and computer system performance over a wide range of hypothetical scenarios. Operational resource modeling involves creating and training one or more resource models, and/or simulating hypothetical scenarios using resource models. | 10-23-2008 |
| 20080281575 | SIMULATION DEVICE FOR PROGRAMMABLE CONTROLLER - A simulation device for a programmable controller is formed by realizing by software on a computer a virtual PLC for emulating operations of a real PLC, a tool that functions as a development aid device for the virtual PLC and an error simulator for emulating an error that occurs in the virtual PLC. The virtual PLC and the error simulator are structured such that the simulation device is adapted to set, without any operations by the tool, a specified condition at a corresponding address in an error memory of the virtual PLC by carrying out a specified error selection operation and a specified operation regarding presence and absence of error generation, based on a list display of error items on the computer screen, after causing desired PLC type data stored in a PLC type memory in the virtual PLC through the tool. | 11-13-2008 |
| 20080281576 | INTERFACE BOARD, SIMULATOR, SYNCHRONIZATION METHOD, AND SYNCHRONIZATION PROGRAM - There is provided an interface board which synchronizes processings between a CPU board mounting a CPU and peripheral hardware models of peripheral hardware components modeled on a computer. The interface board connects a CPU board and a peripheral hardware simulator with each other. The CPU board has at least one CPU, and the peripheral hardware simulator simulates operation of at least one peripheral hardware component by a peripheral hardware model. The interface board includes: a wait instruction unit that receives an interruption notification from the CPU, then notifies the peripheral hardware model of the interruption notification, and sets the CPU into a wait state; and a release unit that releases the wait state in which the CPU has been set by the wait instruction unit, upon reception of an instruction to release the wait state from the peripheral hardware model which has been notified of the interruption notification. | 11-13-2008 |
| 20080288233 | SIMULATOR AND SIMULATION METHOD - An object of the present invention is to provide a simulator for verifying plural products with common hardware configuration, in which peripheral hardware that can be reused are constituted by hardware and other peripheral hardware is constituted by software simulator, and simulation method. | 11-20-2008 |
| 20080294417 | METHOD AND SYSTEM FOR MANAGING STRATEGIES CREATED BY A CLAN BASED STRATEGY SHARING TOOL - A method for use with a computer simulation includes providing an ability to run a simulation in which a plurality of client devices communicate over a network to interact with the simulation, providing an ability to generate a first user interface on each of the plurality of client devices for allowing users associated with the client devices to interact with the simulation, providing an ability to allow users associated with a subset of the plurality of client devices to interact with information that includes a representation of at least a portion of an environment of the simulation without allowing access thereto by the other client devices, and providing an ability for the simulation to generate an event in response to interactions with the information. A system for use in running a computer simulation and a storage medium storing a computer program executable by a processor based system are also disclosed. | 11-27-2008 |
| 20080294418 | Method and a System Relating to Network Management - The present invention relates to a method for network management comprising configuration of control protocols between network elements in a network represented through a current, static, network element object model comprising a number of managed objects with attributes and instances and representing resources. It comprises the steps of: transforming the current network element object model to a machine readable and executable formal network element object model; identifying configuration tasks needed for the configuration of the relevant control protocols; modelling a formal configuration task model using information about the configuration tasks and the formal network element object model; building a formal configuration workflow model using the formal network element object model and the formal configuration task model, said formal configuration workflow model defining the relationships between different configuration tasks required for performing or completing a number of given actions or to achieve a number of given goals. | 11-27-2008 |
| 20080306723 | Emulated Combination Memory Device - An integrated circuit memory device and a method of providing access to multiple memory types within a single integrated circuit memory device are described. In various embodiments, the integrated circuit memory device includes a non-volatile memory array having a first emulated memory region and a second emulated memory region, and a controller having an interface. The memory device is configured to emulate a first emulated memory type and a second emulated memory type. The memory device is further configured to store data in the first emulated memory region when the memory device emulates the first emulated memory type, and in the second emulated memory region when the memory device emulates the second emulated memory type. | 12-11-2008 |
| 20080312898 | Method and a System for Network Management Information Representation - The present invention relates to a system for representation of network management information, comprising a network management system represented through a machine-readable basic network information model comprising a number of network elements with a number of managed objects with instances, and an external network management interface ( | 12-18-2008 |
| 20090012773 | ANALYSIS OF CONTROL SYSTEMS - A control system representing a non-linear system may be modeled in block diagram form in a graphical environment. A linear model based on the block diagram may be generated. The linear model may then be used to design and tune the control system. | 01-08-2009 |
| 20090012774 | Debugging Prototyped System Solutions in Solution Builder Wizard Environment - A system and method for debugging system solutions under design which cooperates with a solution design platform in which relationships between two or more system-level computing components are defined, in which each system-level computing component is associated with a behavioral model, and in which each relationship between system-level computing components is defined as a message-based communications interface. During simulation of the solution, messages are created by analysis of each behavioral model, and are transported or exchanged between system components. The debugging facility monitors interfaces between the system-level components, captures messages at the monitored interfaces, and adds tracking information to the captured messages. Following simulation, the stored messages and tracking information can be reformatted and displayed for review by the user to assist in determination of the problems in system-level operation. | 01-08-2009 |
| 20090024380 | VIDEO GRAPHICS ARRAY INTERFACE TESTER - An exemplary video graphics array interface tester includes a VGA connector being configured to couple to a VGA interface to be tested and having a plurality of signal pins to output different VGA signals; a load circuit connected to the signal pins of the VGA connector for impedance matching; a selection switch having a plurality of throws corresponding to the signal pins of the VGA connector connected to the signal pins of the VGA connector respectively, and a pole; and a test port connected to the pole of the selection switch for selectively testing one of the VGA signals via selection of the selection switch. Using this tester to detect the VGA interface can guarantee quality and improve efficiency of VGA test. | 01-22-2009 |
| 20090037163 | Fast and Flexible Communication System Simulation - A simulation system for a communication system includes a user interface to receive user definition and system configuration parameters of a simulation configuration file that includes a plurality of data structures representing various functional modules of the simulated communication system. A model library is provided to store different implementation models corresponding to different communication standards for each of the functional modules. A parsing module accesses the model library according to the user definition and system configuration parameters to obtain the appropriate implementation model for each of the functional modules, and generates a simulated system program based on the selected implementation models such that the simulated system program is reconfigurable to different implementations and communication standards. A simulation engine runs the simulated system program to simulate the simulated communication system. A simulated system program generation system is also described. | 02-05-2009 |
| 20090037164 | DATACENTER WORKLOAD EVALUATION - A method is provided for evaluating workload consolidation on a computer located in a datacenter. The method comprises inflating a balloon workload on a first computer that simulates a consolidation workload of a workload originating on the first computer and a workload originating on a second computer. The method further comprises evaluating the quality of service on the first computer's workload during the inflating and transferring the workload originating on either the first or the second computer to the other of the first or second computer if the evaluating the quality of service remains above a threshold. | 02-05-2009 |
| 20090055153 | Augmenting of Automated Clustering-Based Trace Sampling Methods by User-Directed Phase Detection - Computer implemented method, system, and computer usable program code for simulating processor operation in a data processing system. An instruction trace is generated, wherein the instruction trace includes markers specified by a user for identifying interval boundaries for at least one interval of the instruction trace. The instruction trace is divided into a plurality of intervals in consideration of the markers, and the plurality of intervals are formed into a plurality of interval clusters, wherein each interval cluster represents one phase of execution of the instruction trace. At least one interval from each of the plurality of interval clusters is selected as a trace sample to provide a plurality of trace samples, wherein each selected interval is of at least a minimum size, a simulation is performed using the plurality of trace samples, and a result of the simulation is provided to the user. | 02-26-2009 |
| 20090070092 | APPARATUS, SYSTEM, AND METHOD FOR SIMULATING MULTIPLE HOSTS - An apparatus, system, and method are disclosed for simulating multiple hosts. An object module creates a plurality of host object instances. Each host object instance simulates a host to a storage device connection. In addition, each host object instance includes a unique identifier. A traffic generator serially establishes communications between each host object instance and a storage device using the unique identifier. The traffic generator serially establishes communications until a number of host object instances in communication with the storage device is greater than a host threshold. A verification module verifies that the storage device established communications with each host object instance according to a specified connection protocol. The verification module communicates a pass if each host object instance communication is verified. | 03-12-2009 |
| 20090076791 | Method and system for converting a computer virtual environment into a real-life simulation environment - There is provided a method for converting a computer game into a real-life simulation environment comprising receiving metadata defining virtual features and a virtual layout, matching the virtual features to simulation features of the real-life simulation environment, mapping the virtual layout onto the real-life simulation environment, and compiling those results as data corresponding to a real-life simulation of the computer game. A converter configured to translate a computer virtual environment into a real-life simulation environment comprises an input module configured to receive metadata, a memory including a simulation database containing simulation features of the real-life simulation environment, a synchronization module configured to match virtual features to the simulation features, a mapping module configured to map the virtual layout onto the real-life simulation environment, and a controller configured to compile the simulation features and the real-life simulation environment into a real-life simulation of the computer virtual environment. | 03-19-2009 |
| 20090089038 | Mechanism for realistic application/network modeling using a workload description - A method for benchmarking a computer system comprises encoding a profile of the computer system in a readable medium to form an encoded computer readable medium. This profile is interpretable by a test server so that the test server is able to simulate the interaction between the system server and one or more system clients. The profile of the computer system includes a first set of tokens and data associated therewith configured to describe a workload to be executed by test server and a second set of second set of tokens configured to describe actions taken by one or more test clients to simulate one or more system clients interacting with the system server. | 04-02-2009 |
| 20090106012 | PERFORMANCE MODELING FOR SOA SECURITY APPLIANCE - A device, system, and method are directed towards optimizing a security apparatus within a Service-Oriented Architecture (SOA). Performance data is gathered for the SOA. A plurality of queuing performance models are generated based on a plurality of components comprising a user land, a kernel, and a Central Processing Unit (CPU). The generation may be based on an incremental online training based on the gathered data, on a simulation based on the gathered data, on a probability distribution function, on an operational law, or the like. Derivative points are determined based on the plurality of queuing performance models. The derivative points are maximized by tuning at least one parameter of the user land, at least one parameter of the kernel, and/or at least one parameter of the CPU within at least another simulation and/or increment of the online training. The security apparatus is optimized based on the at least one parameters. | 04-23-2009 |
| 20090112563 | Design Structure For Maintaining Memory Data Integrity In A Processor Integrated Circuit Using Cache Coherency Protocols - A design structure for a processor system may be embodied in a machine readable medium for designing, manufacturing or testing a processor integrated circuit. The design structure may embody a processor integrated circuit including multiple processors with respective processor cache memories. The design structure may specify enhanced cache coherency protocols to achieve cache memory integrity in a multi-processor environment. The design structure may describe a processor bus controller manages cache coherency bus interfaces to master devices and slave devices. The design structure may also describe a master I/O device controller and a slave I/O device controller that couple directly to the processor bus controller while system memory couples to the processor bus controller via a memory controller. In one embodiment, the design structure may specify that the processor bus controller blocks partial responses that it receives from all devices except the slave I/O device from being included in a combined response that the processor bus controller sends over the cache coherency buses. | 04-30-2009 |
| 20090112564 | Circuits for simulating dynamical systems - The present invention provides a set of analog circuit modules and a procedure for assembling them into a complete circuit that can be used for simulating dynamical systems, especially periodic, complex, or chaotic systems. The circuit is an electronic analogue of an idealized geometric model of a topological structure (called the attractor) commonly used for representing dynamical systems. Each circuit module consists of one or more electrical paths, each carrying a voltage or current representing one of the dynamical variables of the attractor such as the independent physical variable of the dynamical system, the density of trajectories at every point on the attractor, and the time. Different modules allow for electronic transformations that are the analogues of pieces of the model attractor: extensions, expansions, shifts, bends, twists, turns, splits, and merges. By imposing certain constraints on the modules, they can be connected together to form a complete circuit with the same topology as the model system attractor. For instance, linear systems are simulated by linear chains of modules, and quasi-periodic systems are represented by joining the ends of linear chains to make rings. The complete circuit is operated by controlling some of the electrical variables and observing others; the relationship between the controlled variables and the observed variables constitutes simulation of the dynamical system. The preferred embodiment of the circuits described herein is analog nanoelectronics, in which the individual and compound modules can be fabricated as monolithic structures with VLSI technology using individual nanoscale devices with complex transfer functions. The most appropriate use of these circuits will be simulation of systems whose behavior is extremely complicated but deterministic. The circuits achieve considerable advantage over software-controlled digital computers by casting a significant part of the algorithm into analog hardware, and therefore they can be expected to successfully attack computational problems currently considered effectively intractable. | 04-30-2009 |
| 20090112565 | TESTING APPLICATIONS WITHIN A GRID ENVIRONMENT USING GHOST AGENTS - A testing method including the step of identifying multiple hosts located within multiple grids of a grid environment, wherein each host is a software object. A ghost agent can be associated with each identified host. Actions of the host can be replicated within each ghost agent. Data relating to the replicated actions can be recorded. Test input can be generated from the recorded data. Tests can be conducted within the grid environment using the test input. | 04-30-2009 |
| 20090132223 | System and method for generation of synthetic parallel application kernels using tracing information - A method and apparatus may automatically generate a synthetic kernel application for use in optimizing applications on a parallel computing system using protocols such as MPI. The method and system may collect trace communication data from nodes within the parallel computing system running a given application. This trace communication data, which may include function calls and arguments, data size and type, and origin and destination nodes, may be used to calculate processor load along a time axis for each node. A synthetic kernel generator may generate instructions simulating processor load using this communication data. The synthetic kernel generator may also generate instructions to recreate the pattern of node communication with meaningless data, based on the trace communication data. Both types of instructions may then be automatically compiled to form a single synthetic kernel which simulates the behavior of the original application. Other embodiments are described and claimed. | 05-21-2009 |
| 20090132224 | Co-Simulation System Using a Slow Operation Mode that Allows Detailed Interaction with Hardware and a Fast Operation Mode - The invention relates to a hardware/software co-simulation system comprising a simulator and a hardware block coupled thereto with an I/O manager and at least one DUT (“Device under Test”), the co-simulation system comprising a first operating mode (Mode | 05-21-2009 |
| 20090138254 | TACTICAL COGNITIVE-BASED SIMULATION METHODS AND SYSTEMS FOR COMMUNICATION FAILURE MANAGEMENT IN AD-HOC WIRELESS NETWORKS - Techniques are provided for simulating battlefield scenarios in an ad-hoc communications network comprising a plurality of nodes and a plurality of links between the nodes. | 05-28-2009 |
| 20090144045 | DATA TRANSMISSION SYSTEM-ON-CHIP MEMORY MODEL BASED VALIDATION - Systems and/or methods that facilitate simulation, verification, and optimization of a data transmission system by utilizing simulation memory component(s) are presented. A simulation memory component can be used to replace memory components and/or hardware components to facilitate early simulation and/or verification of the overall interconnectivity of the system. A simulation memory component(s) can be configured to emulate various sizes of memory components associated with the system. Data throughput can be measured during simulation, and the depth and/or width associated with a simulation memory component can be adjusted to facilitate obtaining a desired data throughput based in part on predefined data throughput criteria. | 06-04-2009 |
| 20090164201 | Method, System and Computer Program For The Centralized System Management On EndPoints Of A Distributed Data Processing System - A method is described for performing system management operations on at least one target endpoint data processing apparatus ( | 06-25-2009 |
| 20090171647 | INTERCONNECT ARCHITECTURAL STATE COVERAGE MEASUREMENT METHODOLOGY - A method and apparatus for ensuring efficient validation coverage of an architecture, such as protocol or interconnect architecture, is herein described. A coverage space of states for an architecture is generated and stored in a database. During simulation, states of the coverage space encountered are marked. From this, the states encountered and not encountered may be determined. Based on the states not encountered, a targeted test suite is developed to target at least some of the states not encountered during previous simulation. This feedback loop from simulation to refining of a test suite based on states of a coverage space not encountered during simulation may be recursively repeated until adequate validation, i.e. an adequate confidence level of validation, of the coverage space is achieved. | 07-02-2009 |
| 20090171648 | INSTRUCTION CHECK PROGRAM, INSTRUCTION CHECK APPARATUS, AND I/O SIMULATOR - A computer-readable medium encoded with an instruction check program for making a computer to check a status of execution of an instruction by an I/O simulator that performs an operation simulation according to a structure of an I/O area of a microcomputer, the instruction check program when executed by a computer causes the computer to perform a method including obtaining specification information of the microcomputer describing an input and an output condition of a hardware resource in the I/O area, detecting a simulation of a reference instruction to the hardware resource executed by the I/O simulator, determining correctness of the reference instruction by comparing a content of the simulation of the reference instruction detected by the detecting with the input and output condition of the hardware resource included in the obtained specification information, and outputting an error signal when it is determined that the reference instruction is incorrect. | 07-02-2009 |
| 20090192779 | SYSTEM FOR MODELING LPAR BEHAVIORS IN A SIMULATION TOOL - A simulation tool for modeling LPAR behavior in a mainframe computer. The simulation tool comprises: a system for calculating a resource percentage, wherein the resource percentage represents a percentage of total resources allocated to the LPAR, wherein the resource percentage is equal to: 100%—a percentage of resources allocated to all other LPARs running in the simulated computer; a system for calculating a time slice percentage for the LPAR based on the resource percentage and CP (central processor) data, wherein: time slice percentage=((resource percentage)×(# of physical CPs))/(# of logical CPs); a system for determining a CP (central processor) percentage, wherein the CP percentage represents a percentage of time that all physical CPs in the computer being modeled have been allocated to the LPAR; a system for determining causing the computer simulation not to dispatch CPs to the LPAR for a current modeling interval if the CP percentage is greater than the time slice percentage; and a system for outputting and displaying the behavior of the modeling. | 07-30-2009 |
| 20090204382 | SYSTEM FOR ASSEMBLING BEHAVIOR MODELS OF TECHNOLOGY COMPONENTS - A system is described for assembling a behavior model of a technology component. The system may include a memory, and a processor. The memory may store a behavior model of a technology component. The processor may to monitor the technology component over a period of time to determine a plurality of parameter values associated with each state of a plurality of states of the technology component. The processor may process the plurality of parameter values associated with each state to determine a baseline parameter value for each state. The processor may assemble the behavior model for the technology component. The behavior model may include each state, the baseline parameter value for each state, and an association between each state and the baseline parameter value for each state. The processor may store the behavior model of the technology component in the memory. | 08-13-2009 |
| 20090216516 | METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR GENERATING TRACE DATA - There is provided a method, system and computer program product for generating trace data related to a data processing system event. The method includes: receiving an instruction relating to the system event from a location in the system; determining a minimum number of trace segment records required to record instruction information; and creating a trace segment table including the number of trace segment records, the number of trace segment records including at least one instruction record. | 08-27-2009 |
| 20090216517 | DEDICATED SIMULATOR FOR TESTING A USB HOST SOLUTION - An apparatus, system and method for testing USB host solutions, which provide for interactions with simulated USB devices according to the USB specification and also the behavior of actual USB devices as determined in a working environment. | 08-27-2009 |
| 20090265156 | DYNAMICALLY VARYING SIMULATION PRECISION - Simulating a processor based system includes simulating first processor actions at a first precision level and detecting a first trigger. The simulation is dynamically changed to a second precision level that is different than the first precision level based on the first trigger. Second processor actions are simulated at the second precision level. | 10-22-2009 |
| 20090265157 | System for simulating automated industrial plants - Automation technology facilities are used for automating industrial processes such as the control of conveyor belts. A high-level control device with a logical model of the plant stored in the control device is disclosed. Simulation models and control programs are generated by the control device. The generated control programs have special data blocks which contain the parameters that are to be optimized by the simulation. The generated simulation models generate the parameters as result values of the simulation evaluation algorithms and supply the values in an automated manner to the special data blocks of the generated control programs. | 10-22-2009 |
| 20090271170 | FAILURE SIMULATION AND AVAILABILITY REPORT ON SAME - A simulation may be performed to assess availability of a service in the event of various types of failures. A specification may describe a behavior to be induced on a machine, and a formula under which availability is to be measured. A controller processes the specification and dispatches a request to induce the behavior to a machine on which the behavior is to be induced. An agent on that machine may look up a routine in a simulation library and may use the routine to induce the behavior. Data, such as performance counter values, are collected before, during, and/or after occurrence of the behavior, and are transmitted back to the controller. A report generator applies the formula contained in the specification to the data received to calculate the availability metric, and produces a report containing that metric. | 10-29-2009 |
| 20090276202 | MODELING STORAGE ENVIRONMENTS - Example embodiments provide various techniques for modeling network storage environments. To model a particular storage environment, component models that are associated with the components of the storage environment are loaded. Each component model is programmed to mathematically simulate one or more components of the storage environment. A system model is then composed from the component models and this system model is configured to simulate the storage environment. | 11-05-2009 |
| 20090276203 | MODELING A STORAGE ENVIRONMENT AT VARIOUS TIMES - Example embodiments provide various techniques for modeling a storage environment at various times. A computer model can be composed to simulate a storage environment at various time periods. In an example, the computer model may simulate the storage environment in the past. As the storage environment is running, it continuously stores its existing state. This existing state can be accessed and a simulated workload may be applied to this previous state to identify an impact of the simulated workload on the existing state. A computer model may also simulate the storage environment in the future. Here, the future state of the storage environment may be projected from the existing state. Various extrapolation techniques may be used to project the future state of the storage environment. | 11-05-2009 |
| 20090276204 | METHOD AND SYSTEM FOR POLICY SIMULATION - A method and system for managing access to resources on a secured network is disclosed. The method includes reading packet information in respective packets of a packet communication received at a security node and applying one of the plurality of access rules. The method also includes determining whether the security node is to block the respective packets and/or the packet communication from reaching a resource on the secured network based on the applied access rule. If the security node is to block the respective packets and/or the packet communication, it is determined whether the applied access rule is a simulated access rule. Responsive to the applied access rule being a simulated access rule, the respective packets and/or the packet communication are passed towards the resource on the secured network and a log event is generated that indicates the security node blocked the respective packets and/or the packet communication. | 11-05-2009 |
| 20090281782 | DEVICE, SYSTEM, AND METHOD OF STORAGE CONTROLLER HAVING SIMULATED VOLUMES - Device, system, and method of storage controller having simulated volumes. For example, an apparatus for data storage management includes: a storage controller to manage access to one or more physical volumes, the storage controller including a simulation module to simulate access to one or more simulated volumes. | 11-12-2009 |
| 20090281783 | DEVICE, SYSTEM, AND METHOD OF STORAGE CONTROLLER SIMULATING DATA MIRRORING - Device, system, and method of storage controller simulating data mirroring. For example, an apparatus for simulating data mirroring includes: a storage controller to control a primary storage unit that has data stored therein, wherein the storage controller is able to simulate a process of mirroring data stored in the primary storage unit in response to a mirroring simulation command. | 11-12-2009 |
| 20090281784 | Method And Apparatus For Designing A Processor - A programmed computer and method are described for generating a processor design. The method carried out by the programmed computer comprises providing an initial model for the processor, specifying a plurality of resources in terms of resource parameters and their mutual relations. Furthermore, statistics are provided indicative of the required use of the resources by a selected application. Thereafter, a reduced resource design is generated by the programmed computer by relaxing at least one resource parameter and/or limiting an amount of resources specified in the initial specification on the basis of the statistics. | 11-12-2009 |
| 20090287466 | Process For Carrying Out A Task For Calculating A Signal To Be Simulated In Real Time - The invention relates to a process for carrying out at least one task for calculating at least one signal to be simulated in real time by a task manager implemented on a data processing system with a real-time operating system in software, which manager periodically starts a task after a time period that is given or can be given which task calculates at least one output signal from at least one given input signal which output signal is a function of it, characterized in that a set of at least two different tasks with different calculation times for calculating the same at least one signal to be simulated is stored in an executable manner in the data processing system, and at least one minimal task has a calculation time shorter than the time period, in which the task manager starts at least one of the tasks from the set according to a stored strategy with which a calculation result of at least one of the tasks from the set is obtained while maintaining the real time within the given time period. | 11-19-2009 |
| 20090287467 | Clinician programmer system and method for generating interface models and displays of volumes of activation - A system and method for displaying a volume of activation (VOA) may include a processor that displays via a display device a model of a portion of a patient anatomy that includes anatomical structures, displays via the display device and overlying the display of the model a VOA associated by the processor with a set of anatomical stimulation parameter settings, the display of the VOA, and graphically identifies interactions between the displayed VOA and a first subset of the anatomical structures associated with one or more stimulation benefits and a second subset of the anatomical structures associated with one or more stimulation side effects, where the graphical identifications differ depending on whether the interaction is with the first subset or the second subset. | 11-19-2009 |
| 20090292521 | Modeling of Heterogeneous Multi-Technology Networks and Services by Method of Translation of Domain-Focused User Information Model to Common Information Model - In various embodiments, a method comprises defining a plurality of translating references for an object, generating a common information model (CIM) with a processor of a system, the CIM comprising one or more functional object attributes of the object, generating a first instantiation of a user information model (UIM), the first instantiation of the UIM comprising one or more user-associated attributes of the object, interfacing with the CIM using the first instantiation of the UIM, and translating one or more user-associated attributes of the first instantiation of the UIM to the one or more functional object attributes of the CIM using the plurality of translating references. | 11-26-2009 |
| 20090306954 | METHOD FOR AUTOMATICALLY SIMULATING MANUAL TESTING OF A COMPUTER, AND TESTING SYSTEM FOR PERFORMING THE METHOD - A method for automatically simulating manual testing of a computer after the computer is powered on includes the steps of: (a) connecting the computer to an external storage device having a script recorded thereon that corresponds to a manual testing operation; and (b) after the computer is powered on, enabling the computer to access the script of the external storage device for performing the manual testing operation. By providing automatic simulation of manual testing of a computer after the computer is powered on, time and labor costs incurred in a conventional method of manually inputting instructions required for the manual testing operation in the computer are saved. | 12-10-2009 |
| 20090326906 | VERIFICATION SUPPORT APPARATUS, VERIFICATION SUPPORT METHOD, AND COMPUTER PRODUCT - A computer-readable recording medium stores therein a verification support program that causes a computer to execute selecting arbitrarily a use case from a use case diagram for a verification target; extracting a precondition and a postcondition of the use case selected at the selecting; and converting, to a Kripke model, a finite state machine model corresponding to the use case selected at the selecting. The verification support program further causes the computer to execute specifying, based on the precondition and the postcondition extracted at the extracting, a Kripke initial state, a Kripke precondition, and a Kripke postcondition of the Kripke model obtained at the converting; and generating, based on the Kripke precondition and the Kripke postcondition specified at the specifying, a Kripke property of the use case selected at the selecting. | 12-31-2009 |
| 20100145671 | Configurator with Embedded Firmware for Offline Instrument User Settings Implementation - A system for the customization of user settings on a target instrument includes a configuration module configured for the customization of user settings on a target instrument, and a representation module communicably coupled to the configuration module. The representation module includes a duplicate of firmware from the target instrument. A method of production of a system for the customization of user settings on a target instrument, includes configuring a configuration module for the customization of user settings on a target instrument, communicably coupling the configuration module to a representation module; and disposing a duplicate of firmware from the target instrument in the representation module. | 06-10-2010 |
| 20100153087 | TECHNIQUES FOR GENERATING A REUSABLE TEST SCRIPT FOR A SINGLE USER PERFORMANCE TEST - Techniques for generating a reusable script for a single user performance test of a network application. A description of a single user performance test is generated based upon a group of data describing a functional test and a group of data describing commands of a performance test tool. In one embodiment, a functional test tool generates signals based on the description of a single user performance test to simulate to a performance test tool user interactions with a user interface of the performance test tool to manage a performance test session to test the network application. In another embodiment, the functional test tool generates signals simulating user interactions with a user interface of the network application during the performance test session. | 06-17-2010 |
| 20100161307 | SOFTWARE HEALTH MANAGEMENT TESTBED - A testbed for testing health of software includes an input model, a hardware model, and a resource modeler. The input model represents an input system used in conjunction with the software. The hardware model represents one or more hardware components used in conjunction with the software. The resource modeler is coupled to the input model and the hardware model, and is configured to estimate effects on the software of conditions of the hardware components, the input system, or both. | 06-24-2010 |
| 20100169066 | General Framework to Predict Parametric Costs - A method of simulating an information technology (IT) system to produce parametric data includes translating specifications of the IT system from a first modeling language to a second modeling language; incorporating component constraints into the translated specifications; simulating operation of the IT system based on the translated specifications and the component constraints; and generating a report of parametric data based on the simulation. | 07-01-2010 |
| 20100169067 | Optimization Technology - Predictive modeling, in which a first simulation model that simulates a first policy for managing a set of data is determined based on a pattern representative of the set of data and first operating variables for the first policy. The first simulation model is optimized and first prediction data that estimates performance of the first policy is computed using the optimized first simulation model. A second simulation model that simulates a second policy for managing the set of data is determined based on the pattern and second operating variables for the second policy. The second simulation model is optimized and second prediction data that estimates performance of the second policy is computed using the optimized second simulation model. The first prediction data is compared with the second prediction data, and a determination of whether the first policy is better than the second policy is made. | 07-01-2010 |
| 20100169068 | SIMULATION PROGRAM AND SIMULATION APPARATUS - A simulation program stored in a computer readable recording medium to execute a simulation of first and second simulation objects is provided. The simulation program includes a storage that stores one of an initial state, a read waiting state and a write waiting state for a channel used for data transfer between the first and second simulation objects; a receiver that receives a read request from the first simulation object to the second simulation object through the channel; a judgment unit which, upon reception of the read request, judges whether a state corresponding to the channel is the read waiting state; a transmitter which transmits data corresponding to the channel stored in a storage area to the first simulation object when judging to be the read waiting state; and a changer that changes the state to the initial state based on the data transmission. | 07-01-2010 |
| 20100211374 | SIMPLIFIED DATA SIGNAL SUPPORT FOR DIAGRAMMING ENVIRONMENT LANGUAGES - A computer-implemented method may include defining an input bus signal in a graphical block diagram model by associating the input bus signal with a first group of signals, at least two of the first group of signals having a different data type; defining an output bus signal in the graphical block diagram model by associating the second bus signal with a second group of signals, each of the second group of signals corresponding to one of the first group of signals; defining an input to a non-virtual operation block in the graphical block diagram model as the input bus signal; defining an output to the non-virtual operation block in the graphical block diagram as the output bus signal; and simulating an operation performed on the input bus signal by the non-virtual operation block, the operation being performed on each of the first group of signals and output to each of the second group of signals. | 08-19-2010 |
| 20100235159 | POWER ESTIMATION METHOD AND DEVICE THEREFOR - A set of instructions executable at an integrated circuit is partitioned into multiple instruction blocks. A first and second instruction block are executed multiple times, including a first execution and a second execution. The first execution of the first instruction block is associated with a first set of executions, and the first execution of the second instruction block is associated with a second set of executions. A first amount of energy consumption representative of a member of the first set of executions is determined, and a second amount of energy consumption representative of a member of the second set of executions is determined. The first amount of energy is assigned to each member of the first set, and the second amount of energy is assigned to each member of the second set, and used to determine a total amount of energy consumption associated with execution of the set of instructions. | 09-16-2010 |
| 20100250227 | DETECTING AND CORRECTING OUT-OF-ORDER STATE ACCESSES USING DATA - A method, computer program product and system for detecting that a functional model execution is out-of-order with respect to a target execution. A value of a store instruction to be stored in a memory address, where the store instruction is executed by the functional model, is received by the timing model. This value is stored by the timing model in a target oracle memory at a time when the target system would execute the store instruction. The timing model compares the value in the target oracle memory with the value of a load instruction to be loaded from the same memory address, which is received from the functional model, at a time when the target system would execute the load instruction. The timing model detects an out-of-order instruction stream with respect to the target instruction stream if there is a miscomparison. | 09-30-2010 |
| 20100268522 | MODELING FULL AND HALF CYCLE CLOCK VARIABILITY - A modeling system includes a processor with software that performs static timing analysis (STA) on a design model. STA software executes a static timing analysis (STA) run with shortened clock cycles to model full cycle clock variability. Designers or other entities interpret the results of the shortened STA run data by performing modeling on the output data to generate slack data for design model data paths. STA software executes an STA run with an extended clock cycle to automatically separate half cycle data path (HCDP) slack data from full cycle data path (FCDP) slack data. The full and half cycle clock variability method may automatically adjust slack data for all half cycle data paths (HCDP)s to account for the additional half cycle variation (AHCV) and half cycle clock edge variability that may penalize the design model results in a real hardware implementation. Designers use a sort of slack data for half cycle data paths (HCDP)s independent of the slack data for the full cycle data path (FCDP)s to modify or otherwise perform design changes to the design model prior to hardware implementation. | 10-21-2010 |
| 20100268523 | System Level Power Profiling of Embedded Applications Executing on Virtual Multicore System-on-Chip Platforms - A method of generating system level power information for an embedded application configured to execute on a multi-core system-on-chip (SoC), which includes configuring a simulation model of hardware of the SoC that executes the embedded application; loading one or more software components of the embedded application into the simulation model of the SoC hardware; executing the one or more software components of the embedded application on the simulation model, and extracting state information about both the software components of the embedded application and hardware components of the SoC; determining, from the hardware state information, per-cycle energy values for the hardware components of the SoC; and creating a power profile from the software state information by accumulating the per-cycle energy values and assigning the per-cycle energy values to corresponding software components. | 10-21-2010 |
| 20100274550 | Integrated development structure having virtual inputs/outputs for embedded hardware/software - With the present invention, buses and silicon IPs are simulated together. A virtual platform is provided for designing hardware and system. And correct and fast simulations of I/Os are provided through the I/Os on a FPGA. Thus, software performances are monitored and system bottlenecks are acquired. | 10-28-2010 |
| 20100280817 | DIRECT POINTER ACCESS AND XIP REDIRECTOR FOR EMULATION OF MEMORY-MAPPED DEVICES - A system, apparatus and method for emulating memory-mapped devices in the development of software where a device is mapped to protected memory space. When an instruction causing an attempted read or write to the protected space occurs, an exception or interrupt occurs, the instruction is analyzed and converted into a function call. The function call is sent to a device simulator for execution. The results of the function call are then used to update the registers of the processor and execution of application program will resume at a subsequent instruction. | 11-04-2010 |
| 20100292978 | SYSTEM FOR GENERATING COMPUTER PROCESSOR - A method and apparatus to produce a net list of gates and Flip-Flops for one algorithm in order to find the best compromise between power consumption, speed and silicon surface by using a two step process. First the algorithm is written for a processor that has no restrictions in terms of number and size of register, core, operations set, memory handler and instructions. The program assembly of this processor fits into a two-dimensional table. To increase speed, the tables are configured to place the program operation in as many columns as possible, and to reduce silicon the tables are configured to place operations in a single column with many rows. The second stage consists of converting this virtual processor with its program tables into an HDL file ready for synthesis. | 11-18-2010 |
| 20100292979 | METHOD FOR ASSISTANCE WITH THE CONSTRUCTION AND VALIDATION OF AN AVIONICS PLATFORM - The invention concerns a method for assisting the construction and validation of an avionics platform. It uses, on the one hand, a functional description of the platform using avionics functions, software modules suitable for executing these functions, and functional link occurrences between these modules and, on the other hand, a material description of this platform using calculation or communication items of equipment and physical links between these equipment. The method according to the invention enables to generate paths between the various items of equipment by using direct physical links and/or physical links belonging to one or more network(s), and subsequently to associate at least one such path to be each functional link occurrence. It also enables to associate to each software module an item of equipment adapted to host it. | 11-18-2010 |
| 20100299128 | AUTOMATIC GENERATION OF HYBRID PERFORMANCE MODELS - A method for simulating a computer system includes defining a set of building blocks including models of components of the computer system. The set of building blocks is interconnected to produce a topological model of the computer system. A client transaction model is derived based on historical data, for generating simulated client requests to be processed by the topological model. A resource requirement model is produced based on the topological model and on the historical data, the resource requirement model simulating a resource utilization of the components of the computer system responsively to the generated client requests. A performance metric of the computer system is estimated by simulating the computer system using the simulated client requests and the resource requirement model. | 11-25-2010 |
| 20100324882 | ESTIMATING BALL-GRID-ARRAY LONGEVITY IN A COMPUTER SYSTEM - A method for generating a service action for a computer system is described. During the method, a longevity index value for a packaging technology (such as solder joints in a BGA) in the computer system is calculated using thermal and vibration telemetry data (which is collected in the computer system) and a longevity model. This longevity model may be based on accelerated failure testing of the packaging technology, field failures of the packaging technology in a group of computer systems (which includes the computer system) and/or thermal and vibration telemetry data for the group of computer systems. Furthermore, using the longevity index value, the service action for the computer system is determined. Based on the longevity index value, remedial action (such as repairs to the computer system) may be scheduled and performed. | 12-23-2010 |
| 20100332209 | Method of combined simulation of the software and hardware parts of a computer system, and associated system - This invention relates to a method for simulation of a computer system ( | 12-30-2010 |
| 20110004457 | SERVICE-ORIENTED INFRASTRUCTURE MANAGEMENT - A method for computing includes specifying a data processing system using a logical system definition, which defines logical system components having respective functionalities and a topology for interconnecting the logical system components. The logical system components are represented using respective logical objects in a hierarchical object model. Physical resources of a grid computer system are represented using physical objects in the hierarchical object model. The logical objects are automatically mapped to at least some of the physical objects, so as to allocate the physical resources to carry out the respective functionalities of the logical system components. The allocated physical resources are configured and activated so as to cause the grid computer system to function as the data processing system, in accordance with the logical system definition. | 01-06-2011 |
| 20110010159 | ENABLING END-TO-END TESTING OF APPLICATIONS ACROSS NETWORKS - End-to-end testing of applications across networks is enabled. To test the application and the infrastructure subsystems, an application server connected to the network contains an application under test. A response simulator is connected to the other end of the network. A test module is accessible to the application and to the simulator and contains a test message to be transmitted to the simulator, and an expected response message from the simulator. The application transmits each test message and compares a response message from the simulator to an expected response message. The simulator obtains the response to each test message from the test module. | 01-13-2011 |
| 20110010160 | Simulating real-time software components based on logical execution time - A system for simulating a real-time system using a block-oriented simulation with a static block-update order comprises: a clock providing a time base; a first task function block with a task release block, a task execution block, a task termination block, and a delay block; a first trigger block that triggers the task release block at a first time; and a second trigger block that triggers the task termination block at a third time. The task execution block calculates an output value dependent on an input value. The task release block receives input data from a data source and sets the input value. The task termination block provides the output value to a data sink. The first or second trigger function block triggers the task execution block at a second time provided by the clock. The delay block is arranged between the task release and task termination blocks. | 01-13-2011 |
| 20110054878 | AUTOMATED PERFORMANCE PREDICTION FOR CLOUD SERVICES - Embodiments of automated cloud service performance prediction are disclosed. The automated cloud service performance prediction includes extracting a parental dependency graph (PDG) for a webpage. The PDG encapsulates one or more dependency relationships for each web object in the webpage. The prediction further includes determining an original page load time (PLT) and original timing information of a webpage. The prediction also includes simulating a page loading of the webpage based on adjusted timing information of each web object and the PDG to estimate a new PLT of the webpage. The prediction additionally includes comparing the original PLT of the webpage to the new PLT of the webpage to determine whether the adjusted timing information increased or decreased the new PLT of the webpage. | 03-03-2011 |
| 20110093253 | ESTIMATING SERVICE RESOURCE CONSUMPTION BASED ON RESPONSE TIME - Implementations of the present disclosure provide computer-implemented methods including defining a workload comprising a plurality of service requests, each service request corresponding to a class of a plurality of classes, applying the workload to a computer system that receives and processes service requests, measuring a response time of the computer system for each request of the workload, estimating a mean service demand for each class based on the response times and a base queuing model that represents the computer system, and generating the queuing model based on the mean service demands and characteristics of the workload. | 04-21-2011 |
| 20110106518 | SYSTEM AND METHOD OF NETWORK EMLATION FOR TEST OF ON-LINE SERVER PROCESSING HEAVY TRAFFIC - In a network emulation system of the present invention, a packet transmitted from a user-mode application program is intercepted at a kernel-mode network driver and transferred to a user-mode emulation module to perform emulation, and, thereafter, the corresponding packet is returned to the network driver. The emulation module emulates a network characteristic of a multi-node environment through configuration of virtual network topology. At this time, the emulation module classifies the intercepted packets for each flow, stores the classified packets in a plurality of real queues, stores a virtual packet corresponding to the real packet in a virtual queue, and transfers the virtual packet to a virtual network including a plurality of virtual nodes to emulate the network. | 05-05-2011 |
| 20110112819 | USER INTERFACE SYSTEMS AND METHODS BETWEEN A PORTABLE DEVICE AND A COMPUTER - System and methods for viewing a mobile screen from a mobile device on the desktop of a computer by operating a predefined pair of a mobile application program and a computer application program to provide continuous seamless integration of the processing of the data file as a pseudo-single session. When the user operates certain operations, the document opened by the mobile device application program is saved as a file, and automatically transferred from the mobile device storage file system to the computer storage file system. A pre-defined equivalent application software on the computer is launched and the copied computer file is opened on the computer screen outside or overlapping to the mobile device screen emulation window. | 05-12-2011 |
| 20110125481 | APPARATUS AND METHOD FOR SIMULATING FUNCTION OF MULTIMEDIA DEVICE - A non-multimedia device having functions of simulating a multimedia device and a simulating method thereof are disclosed in the present invention. The non-multimedia device includes a control chip, a host interface and a memory interface. The control chip controls the operation of the non-multimedia device. The host interface is connected with a host as a communication interface between the host and the non-multimedia device. The memory interface is connected with a memory card as a communication interface between the memory card and the non-multimedia device. | 05-26-2011 |
| 20110125482 | Systems And Methods For Providing Information Regarding Resource Consumption Or Environmental Impact Associated With Usage Of A Computer - In one embodiment, a system and a method pertain to monitoring on the computing device resource consumption, storing resource consumption data obtained from the monitoring, receiving a request from the user for information regarding resource consumption or environmental impact associated with the user's operation of the computing device, and presenting to the user information regarding resource consumption or environmental impact. | 05-26-2011 |
| 20110153306 | SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR PROCESSOR VERIFICATION USING ABSTRACT TEST CASE - According to one aspect of the present disclosure a method and technique for processor verification using an abstract test case is disclosed. The method comprises identifying a format for an abstract instruction of an abstract test case, selecting an instruction from an instruction pool corresponding to the identified format, and generating a real test case for processor verification by modifying the abstract instruction based on the instruction selected from the instruction pool. | 06-23-2011 |
| 20110172984 | EFFICIENCY OF STATIC CORE TURN-OFF IN A SYSTEM-ON-A-CHIP WITH VARIATION - A processor-implemented method for improving efficiency of a static core turn-off in a multi-core processor with variation, the method comprising: conducting via a simulation a turn-off analysis of the multi-core processor at the multi-core processor's design stage, wherein the turn-off analysis of the multi-core processor at the multi-core processor's design stage includes a first output corresponding to a first multi-core processor core to turn off; conducting a turn-off analysis of the multi-core processor at the multi-core processor's testing stage, wherein the turn-off analysis of the multi-core processor at the multi-core processor's testing stage includes a second output corresponding to a second multi-core processor core to turn off; comparing the first output and the second output to determine if the first output is referring to the same core to turn off as the second output; outputting a third output corresponding to the first multi-core processor core if the first output and the second output are both referring to the same core to turn off. | 07-14-2011 |
| 20110172985 | METHOD AND DEVICE FOR DETERMINING REQUIREMENT PARAMETERS OF AT LEAST ONE PHYSICAL HARDWARE UNIT - In a method and a device for determining requirement parameters of at least one physical hardware unit, the operating parameters of simulated, virtual hardware units are varied during the execution of a program flow on the virtual hardware units, for example via an interface device of a simulation device, in such a manner that requirement parameters of the execution of a program flow of at least one physical hardware unit can be identified. A method and a device are used for determining requirement parameters of at least one physical hardware unit. The method and the device are used to determine requirement parameters of software products of hardware components to be used. Requirement parameters are allowed to be identified systematically, using an operating system and eliminates the need for expensive, physical hardware components and for modifications to a physical computer system. | 07-14-2011 |
| 20110191094 | SYSTEM AND METHOD TO EVALUATE AND SIZE RELATIVE SYSTEM PERFORMANCE - A method and computer storage medium useable for estimating expected processor utilization for a workload on a computing system are disclosed. One method includes calculating an estimated throughput for a first computing system using a predetermined model based on physical characteristics of the first computing system. The method further includes determining an estimated utilization of the first computing system based on a utilization of a second computing system and a ratio of throughput of the second computing system to the estimated throughput of the first computing system. | 08-04-2011 |
| 20110196664 | Location Assignment Daemon (LAD) Simulation System and Method - A system and method for simulating a state of a distributed storage system is provided. A current state of a distributed storage system and replication policies for the objects in the distributed storage system is obtained. Proposed modifications to the current state of the distributed storage system are received. The state of the distributed storage system is simulated over time based on the current state of the distributed storage system, the replication policies for the objects in the distributed storage system, and the proposed modifications to the current state of the distributed storage system. Then reports relating to the time evolution of the current state of the distributed storage system are generated based on the simulation. | 08-11-2011 |
| 20110202329 | Scenario State Processing Systems And Methods For Operation Within A Grid Computing Environment - Systems and methods are provided for generating multiple system state projections for one or more scenarios using a grid computing environment. A central coordinator software component executes on a root data processor and provides commands and data to a plurality of node coordinator software components. A node coordinator software component manages threads which execute on its associated node data processor and which perform a set of matrix operations. Stochastic simulations use results of the matrix operations to generate multiple state projections. Additional processing can be performed by the grid computing environment based upon the generated state projections, such as to develop risk information for users. | 08-18-2011 |
| 20110208503 | APPARATUS AND METHOD FOR EMULATING REMOVAL AND INSERTION OF A PLUG-IN DEVICE - The present disclosure relates to an apparatus for emulating removal and insertion of a plug-in device, including a detection signal input and a detection signal output for a detection signal of the plug-in device, a control signal input for a control signal from a host system, and a unit which is constructed such that in a first state of the switch the detection signal input and the detection signal output are connected and in a second state of the unit the detection signal input and the detection signal output are disconnected and wherein the state of the unit depends on the control signal. The unit preferably includes a switch. The disclosure further relates to a method for emulating removal and insertion of a plug-in device wherein a control signal is applied to the control signal input of the apparatus requesting removal and insertion of the plug-in device, the detection signal input is disconnected from the detection signal output by bringing the unit into the second state and the detection signal input is connected to the detection signal output by bringing the unit into the first state. | 08-25-2011 |
| 20110208504 | SYSTEMS AND METHODS FOR CONCURRENTLY EMULATING MULTIPLE CHANNEL IMPAIRMENTS - Systems and methods are provided for concurrently emulating multiple channel impairments. The systems and methods may include storing a plurality of channel impairment profiles, where each channel impairment profile corresponds to a respective channel impairment type; receiving a selection of two or more of the plurality of channel profiles; generating a composite impairment profile by combining the selected two or more channel profiles, the composite profile specifying time-variant impairments, the composite profile reflecting a combination of the respective impairment types of the selected channel profiles; and applying the time-variant impairments specified by the composite profile to an input real-time data stream to generate an impaired real-time data stream, where a timing of the application of the time-variant impairments is based at least in part upon timing data from a real-time clock. | 08-25-2011 |
| 20110218795 | SIMULATOR OF MULTI-CORE SYSTEM EMPLOYING RECONFIGURABLE PROCESSOR CORES AND METHOD OF SIMULATING MULTI-CORE SYSTEM EMPLOYING RECONFIGURABLE PROCESSOR CORES - Provided are a simulator of a multi-core system employing reconfigurable processor (RP) cores and a method of simulating a multi-core system employing RP cores. The simulator includes a structure builder to receive a structure definition file defining a structure of a system, select components described in the structure definition file from a component library, and fill a data structure with the selected components to generate a structure model of a multi-core system, and a simulation engine to execute an application program according to the structure model and output the result. | 09-08-2011 |
| 20110231177 | SIMULATING VIRTUAL OPTICAL DISC RECORDER BY USING A STORAGE DEVICE AND METHOD FOR THE SAME - Generating a virtual CD recorder by using a storage device is proposed. The storage device includes a first data sector for storing auto-run data and a second data sector for storing table of content (TOC) information data. When the storage device is connected to a host, a detecting module of the host detects whether the TOC information data exists in the second sector. When the TOC information data exists or could be accessed, a reading module can read a first disc image file based on the TOC information data. A burning module can record data into a second disc image file and update the TOC information data associated with the second disc image file in the second sector. | 09-22-2011 |
| 20110238401 | Structural Optimization for Vehicle Crashworthiness - Optimum gauges of components in a vehicle side structure that meet minimum roof crush test requirement and side impact crashworthiness analysis (SICE) requirements with minimal mass are identified using a global optimization algorithm. A grouping of iterations, wherein each iteration contains input components of varying thicknesses, is simulated using the roof crush and SICE models. A self adaptive evolution optimization algorithm is used to generate additional groupings of iterations based on intermediate optimum results of a previous grouping. The additional groupings are simulated one or more times to identify a global optimum thickness of components in a vehicle side structure. | 09-29-2011 |
| 20110288848 | PASSING NON-ARCHITECTED REGISTERS VIA A CALLBACK/ADVANCE MECHANISM IN A SIMULATOR ENVIRONMENT - Embodiments of the invention provide a method of calculating performance counter data for a computer simulator, while minimizing the performance costs associated with cycle-accurate simulation. A callback may be associated with the instructions of a user program and, when the instructions are executed, the associated callbacks may be executed as well. Upon execution, the callbacks may calculate performance counter data related to the associated instruction. | 11-24-2011 |
| 20110295586 | CLOCK SIMULATION DEVICE AND METHODS THEREOF - A pulse width of a simulated external system clock is set by determining a least common multiple of the frequency of selected internal clock signals relative to the frequency of the external system clock. The pulse width can be further adjusted based on the frequency of simulated external clocks. By setting the pulse width of the simulated external system clock based on the least common multiple value, the time required to complete the simulation can be reduced while ensuring proper operation of the simulated clock signals during the simulation. | 12-01-2011 |
| 20110295587 | METHODS AND SYSTEMS FOR SIMULATING A PROCESSOR - A method is described for simulating a set of instructions to be executed on a processor. The method comprises performing a functional simulation of the processor over a number of simulation cycles. Performing the functional simulation of the processor thereby may comprise using an analytical model comprising a timing estimator and estimating during the functional simulation timing information of the processor. | 12-01-2011 |
| 20110307237 | MODELING OF HETEROGENEOUS MULTI-TECHNOLOGY NETWORKS AND SERVICES BY METHOD OF TRANSLATION OF DOMAIN-FOCUSED USER INFORMATION MODEL TO COMMON INFORMATION MODEL - In various embodiments, a method comprises defining a plurality of translating references for an object, generating a common information model (CIM) with a processor of a system, the CIM comprising one or more functional object attributes of the object, generating a first instantiation of a user information model (UIM), the first instantiation of the UIM comprising one or more user-associated attributes of the object, interfacing with the CIM using the first instantiation of the UIM, and translating one or more user-associated attributes of the first instantiation of the UIM to the one or more functional object attributes of the CIM using the plurality of translating references. | 12-15-2011 |
| 20110313750 | REQUIREMENTS MODEL COMPARATIVE ANALYSIS METHOD FOR EFFORT ESTIMATION IN CUSTOMING A NETWORK MONITORING AND CONTROL - A method, including: receiving, at a processing device, an input, wherein the input includes a first model of data flows between a proposed Network Monitoring and Control (NMC) unit and devices connected to the proposed NMC unit, wherein the first model is based on a Request for Proposal (RFP) and the data flows are defined by data types and primitives conforming to a modeling formalism; and comparing, by using the processing device, the first model with a second model, wherein the second model is a model of data flows between a previously developed NMC unit and devices connected to the previously developed NMC unit, wherein the second model is based on a prior RFP and the data flows are defined by data types and primitives conforming to the modeling formalism, wherein the comparison identifies differences between the data flows of the first and second models. | 12-22-2011 |
| 20120004897 | Operation Training Simulation Apparatus for Computer Numerical Control Machine - An operation training simulation apparatus for a computer numerical control (CNC) machine includes a CNC casing assembly, a control panel device for inputting control and operation commands, a software simulator connected with the simulated control panel displayer, and a simulation displayer electrically connected to the software simulator. The casing assembly includes a CNC frame body. The control panel device is mounted on the casing assembly and has a realistic function control panel interface and a realistic operation control panel interface. The software simulator generates machining and operation simulations based on the inputted control and operation commands through the control panel device, and the simulation displayer visualizes the machining and operation simulations generated by the software simulator. | 01-05-2012 |
| 20120029899 | METHOD AND DATA PROCESSING SYSTEM FOR SIMULATING AN EMBEDDED SYSTEM - The invention relates to a computer-assisted method and data processing system for simulating an embedded system, wherein a plurality of hardware components, respectively provided with a software, are connected via a data exchange network for data exchange, wherein in a simulation program every component is simulated as a processing unit managing an amount of processes, wherein with the simulation program, a start time is dynamically assigned to every processing unit, wherein the processing units are successively sorted dynamically according to their start times, wherein the processing unit with the next start time is respectively selected via a scheduler, wherein, due to the selection of a processing unit, the respective active process is simulated by execution of a program code derived from a corresponding basic block graph and as a result of the simulation, the time required for the execution and/or information about the effected function is/are determined. | 02-02-2012 |
| 20120029900 | SIMULATION METHOD AND SYSTEM FOR SIMULATING A MULTI-CORE HARDWARE PLATFORM - Embodiments of the invention relate to methods and systems for simulating a multi-core hardware platform the devices of which are modeled by functional or cycle-based models. In order to improve the simulation speed, a computer implemented method utilizes functional models that include an execution time in the reply to a transaction while maintaining the simulation accuracy relative to a cycle-based simulation of the same hardware platform. The execution time indicates an estimated number of cycles of a main clock which the represented device would have required for executing the operation. The simulation system initiates a transaction by a master model to request the execution of an operation by a slave model. The slave model executes the requested operation, and replies to the transaction returning a result of the executed operation to the master model, and where the slave model is a functional model, the execution time. | 02-02-2012 |
| 20120035903 | Systems And Methods For Simulating A Resource Constrained Process - Computer-implemented systems and methods are provided for simulation of a resource constrained process. Controlling entity definition data is received, wherein a controlling entity is configured to control resources using a control hierarchy. Resource definition data is received and populated into a resource data structure, wherein the resource is configured to control other resources using the control hierarchy. The resource constrained process is simulated, wherein simulating the resource constrained process includes propagating the controlling entity through the simulation of the resource constrained process, wherein the resource constrained process contains a plurality of stages, at a stage, associating a first resource with the controlling entity using the control hierarchy when the first resource is not allocated to another entity and the first resource fulfills the one or more resource rules, and generating simulation metrics as the controlling entity propagates through the simulation of the resource constrained process. | 02-09-2012 |
| 20120035904 | APPARATUS AND METHODS FOR PRODUCT ACCEPTANCE TESTING ON A WIRELESS DEVICE - In an embodiment, a product acceptance test application is transmitted by an apparatus across a wireless network to a wireless communications device. The product acceptance test application is configured to be executed by the wireless communications device so as to simulate network communications corresponding to a network communications test scenario. The wireless communications device simulates the network communications using the product acceptance test application and generates product acceptance data which is sent to the apparatus. The apparatus receives the product acceptance data from the wireless communication device indicative of test result data that is based upon the simulated network communications. The apparatus determines a product acceptance decision based on the product acceptance data. | 02-09-2012 |
| 20120041749 | Determining Simulation Fidelity in a Self-Optimized Simulation of a Complex System - Mechanisms are provided for controlling a fidelity of a simulation of a computer system. A model of the system is received that has a plurality of components. A representation of the plurality of individual components of the system is generated. A component is assigned to be a fidelity center having a highest possible associated fidelity value. Fidelity values are assigned to each other component in the plurality of individual components based on an affinity of the other component to the fidelity center. The system is simulated based on assigned fidelity values to the components in the plurality of individual components. | 02-16-2012 |
| 20120041750 | Dynamically Predicting Simulation Fidelity in a Self-Optimized Simulation of a Complex System - Mechanisms are provided for controlling a fidelity of a simulation of a system. A model of the system is received, where the model has a plurality of individual components of the system. Fidelity values are assigned to models of the individual components of the system and a simulation of the system is executed using the model of the system and the models of the individual components of the system. The simulation comprises a plurality of transactions targeting a receiver component. A history of mismatches between a fidelity value associated with the receiver component and required fidelity values of the plurality of transactions targeting the receiver component is maintained. A prediction of a fidelity value to be assigned to the receiver component based on the history of mismatches is performed. A fidelity value of the receiver component is adjusted based on results of predicting the fidelity value to be assigned to the receiver component. | 02-16-2012 |
| 20120065956 | DIGITAL PROCESSORS - Techniques, structures, and systems are disclosed for implementing an efficient design of computer hardware using a top-to-bottom approach. In one aspect, a method for designing a processor includes generating an initial architecture for a processor to execute algorithms, simulating execution of the algorithms by the initial architecture to determine a modification to the initial architecture, and creating a processor design based on the modification to the initial architecture. The described method for implementing a hardware design tool provides a push-button transition from high level specification for algorithms to hardware description language. | 03-15-2012 |
| 20120072198 | COUPLING ARCHITECTURAL AND IMPLEMENTATION/BEHAVIORAL MODELS OF A COMPUTER-BASED SYSTEM - Coupling architectural and implementation/behavioral models of a computer-based system by creating a bridge element, defining a port of the bridge element, associating the port of the bridge element with a port of an implementable element of an architectural model of a computer-based system and a port of an implementation element of an implementation/behavioral model of the computer-based system, mapping an interface member of the implementation element port to an interface member of the implementable element port, generating, from a template, skeleton source code applicable for the mapped interface member, generating a usage description element for the architectural model corresponding to the mapped interface member, generating an architectural description document from the architectural model, generating implementation code from the implementation/behavioral model and the generated skeleton source code, and generating a declaration file for an operating system service for use by the implementation code. | 03-22-2012 |
| 20120072199 | METHOD AND PROGRAM FOR ESTIMATING OPERATION OF PROGRAM - The present invention is achieved as software which operates on a computer system and which performs calculation by receiving various data as inputs, and which outputs values. The present invention is applicable to a coarse-grained system architecture model including the foregoing event-driven simulation and receives, as inputs, execution time T and the number of memory accesses, N, in the simulation step of the model. Thus, various estimates at the occurrence of memory access conflict are obtained at a simulation speed sufficient for evaluating the effect of the memory access conflict and comparing it with many alternative architectures without information on the correct timing of memory accesses in consideration of memory synchronous accesses and arbitration. The results of this simulation are estimated simulation-step execution time T′ under memory access conflict and memory-bandwidth utilization factors {U′ | 03-22-2012 |
| 20120072200 | MODELLING APPARATUS AND METHOD - A method of processing a model of a telecommunications network, the telecommunications network. The method includes dividing the network elements of the telecommunications network into a plurality of different groups, for a first of the group of network elements being modelled, loading computer program code representing the group of network elements being modelled into the computer memory and executing the computer program to model the first group of network elements within a first time period. For a subsequent time period the first group of network elements is represented by the amount of network services consumed on the one or more interfaces with the second group of network elements determined within the first time period, whilst loading into the computer memory computer program code to model the second group of network elements. In this way, an improvement in modelling telecommunications networks is provided by dividing each of the component parts of the telecommunications network into groups, and handling these groups on a cyclic basic. | 03-22-2012 |
| 20120089386 | SIMULATION APPARATUS, COMPUTER-READABLE RECORDING MEDIUM, AND METHOD - A simulation apparatus is disclosed, including a hardware simulator and a CPU model. The hardware simulator activates one or more logical hardware models for verifying embedded software. The CPU model is one of the one or more logical hardware models which imitates a CPU which executes the embedded software, and to trigger the embedded software to operate without synchronization for each of instructions. | 04-12-2012 |
| 20120101799 | LOAD TESTING ONLINE GAME SERVER ENVIRONMENT USING WEB-BASED INTERFACE - Load testing an online game server environment using a web-based interface includes: configuring a load test with configuration parameters including client behavior parameters and server parameters, wherein the client behavior parameters provide settings for various behaviors such as cheating and aggressiveness, and wherein the server parameters provide a setup for server states and messages; building and deploying simulation client and game server binaries; scheduling and running the load test; and collecting test data output from the load test. Keywords include load test automation, load test service, load test resource management. | 04-26-2012 |
| 20120109619 | GENERATING A RESOURCE MANAGEMENT PLAN FOR AN INFRASTRUCTURE - In a method for generating a resource management plan for an infrastructure, a resource supply available from a combination of resource sources is determined, an operation of the infrastructure in performing an objective using the determined supply of resources is simulated, in which the simulation is to simulate resource demand of a plurality of infrastructure components in performing the objective, a metric(s) associated with operating the infrastructure based upon the simulation is determined, a determination as to whether the metric(s) satisfies a predetermined goal(s) is made, the resources supplied and/or the simulation of the resource demand of the plurality of infrastructure components is modified in response to the at least one metric failing to satisfy the predetermined goal(s), and a resource management plan for the infrastructure that has been determined to result in the metric(s) satisfying the predetermined goal(s) is generated. | 05-03-2012 |
| 20120109620 | APPARATUS AND METHOD FOR MODEL PREDICTIVE CONTROL (MPC) USING APPROXIMATE WINDOW-BASED ESTIMATORS - A method includes obtaining at least one measurement of one or more controlled variables associated with an industrial process. The method also includes obtaining a linearized approximation of a process model representing the industrial process. The method further includes estimating a state of the industrial process using the at least one measurement, the linearized approximation, and a window-based state estimator. The method also includes generating at least one control signal for adjusting one or more manipulated variables associated with the industrial process. Generating the at least one control signal includes using the estimated state and model predictive control (MPC) logic. In addition, the method includes outputting the at least one control signal. | 05-03-2012 |
| 20120116746 | SIMULATION SYSTEM FOR IMPLEMENTING COMPUTING DEVICE MODELS IN A MULTI-SIMULATION ENVIRONMENT - An embodiment of a simulation tool includes a path determiner and a simulator. The path determiner is configured to identify a first communication path between first and second devices of a system, and the simulator is configured to simulate a routing of a first item from one of the first and second devices to the other of the first and second devices via the identified path. The path determiner may also be configured to identify the communication path before the simulator simulates the routing of the item, or to identify the communication path while the simulator is inactive. | 05-10-2012 |
| 20120123764 | Computer System, Program, and Method for Assigning Computational Resource to be Used in Simulation - The cost necessary for introducing and maintaining a development environment that includes multiple simulators is suppressed, and a sharing of designing information is promoted, to make parameter adjustment of simulators easy. Provided is a service that unifies development environment on a computer provided with: a working computer system that can guarantee that there is no leaking of designing files; a user behavior monitoring system that collects utilization history of simulators or software, for each of the users, and selects development process of each of the users from the collected information; and a dynamic computational-resource distribution system that can conduct an automatic optimization of a complex simulation configuration, from information collected by the aforementioned user behavior monitoring system. | 05-17-2012 |
| 20120143587 | ACCIDENT REDUCTION MEASURE SIMULATION DEVICE AND ACCIDENT REDUCTION MEASURE SIMULATION METHOD - Disclosed is a simulation apparatus for accident reduction measures which is capable of supporting the determination of measures to be applied. This apparatus ( | 06-07-2012 |
| 20120158394 | SIMULATION APPARATUS AND METHOD FOR MULTICORE SYSTEM - A simulation apparatus and method for a multicore system are provided. The simulation apparatus may prevent the occurrence of a data collision during the communication between modules and may reduce the overhead generated during simulation. The simulation apparatus may select a plurality of modules to be synchronized in terms of function execution timing based on timing information and may configure a multicore system architecture model using the selected modules. The simulation apparatus may acquire function execution timing information of the modules, control the execution of functions by the modules based on the acquired function execution timing information, and output the results of the control of the execution of functions by the modules. | 06-21-2012 |
| 20120158395 | NETWORK STIMULATION ENGINE - Methods, devices, and systems are disclosed for simulating a large, realistic computer network. Virtual actors statistically emulate the behaviors of humans using networked devices or responses and automatic functions of networked equipment, and their stochastic actions are queued in buffer pools by a behavioral engine. An abstract machine engine creates the minimal interfaces needed for each actor, and the interfaces then communicate persistently over a network with each other and real and virtual network resources to form realistic network traffic. The network can respond to outside stimuli, such as a network mapping application, by responding with false views of the network in order to spoof hackers, and the actors can respond by altering a software defined network upon which they operate. | 06-21-2012 |
| 20120166172 | PROVIDING LEGACY COMPUTING COMPATIBILITY - In some embodiments if a transaction is directed at existing hardware, then the transaction is directed to existing hardware. If the transaction is not directed at existing hardware, then the transaction is sent through a behavioral model. Other embodiments are described and claimed. | 06-28-2012 |
| 20120179446 | RAPIDLY DETERMINING FRAGMENTATION IN COMPUTING ENVIRONMENTS - A mechanism is provided for determining fragmentation in a computing environment. A simulation of virtual machine requests for resources in the computing environment is run for a predetermined time. The simulation is scaled down when the predetermined time exceeds a threshold. The scaling down includes scaling down the resources in the computing environment and/or scaling down a number of the virtual machine requests. The scaled down simulation is run iteratively to estimate relative fragmentation of the virtual machine requests against the resources in the computing environment. | 07-12-2012 |
| 20120185230 | Distributed Hardware Device Simulation - Distributed hardware device simulation, including: identifying a plurality of hardware components of the hardware device; providing software components simulating the functionality of each hardware component, wherein the software components are installed on compute nodes of a distributed processing system; receiving, in at least one of the software components, one or more messages representing an input to the hardware component; simulating the operation of the hardware component with the software component, thereby generating an output of the software component representing the output of the hardware component; and sending, from the software component to at least one other software component, one or more messages representing the output of the hardware component. | 07-19-2012 |
| 20120185231 | Cycle-Count-Accurate (CCA) Processor Modeling for System-Level Simulation - The present invention discloses a cycle-count-accurate (CCA) processor modeling, which can achieve high simulation speeds while maintaining timing accuracy of the system simulation. The CCA processor modeling includes a pipeline subsystem model and a cache subsystem model with accurate cycle with accurate cycle count information and guarantees accurate timing and functional behaviors on processor interface. The CCA processor modeling further includes a branch predictor and a bus interface (BIF) to predict the branch of pipeline execution behavior (PEB) and to simulate the data accesses between the processor and the external components via an external bus, respectively. The experimental results show that the CCA processor modeling performs 50 times faster than the corresponding Cycle-accurate (CA) model while providing the same cycle count information as the target RTL model. | 07-19-2012 |
| 20120191442 | OPERATIONS MANAGEMENT APPARATUS, OPERATIONS MANAGEMENT METHOD AND PROGRAM - A correlation model which is appropriate for a system analysis can be generated with respect to each of fixed periods such as the dates on which the system analysis is performed, even if the information on modeling periods with respect to system characteristics is not available. | 07-26-2012 |
| 20120197624 | SYSTEM AND METHOD FOR MANAGING A STORAGE ARRAY USING SIMULATION - A system and method for managing a storage array using simulation is disclosed. In one example embodiment, in a computer implemented method for managing a storage array using simulation, a virtual storage array, including a plurality of virtual storage array objects, associated with a physical storage array is generated using a storage array simulator residing in a storage array management server. Then, configuration changes are performed on the virtual storage array to form a desired virtual storage array to simulate presence of changed storage array without underlying hardware using the storage array simulator. Performance of the formed desired virtual storage array is determined without the underlying hardware of the storage array using the storage array simulator. The desired virtual storage array including the plurality of virtual storage array objects is uploaded to the associated physical storage array based on the outcome of determination. | 08-02-2012 |
| 20120209585 | METHOD AND SYSTEM FOR DETERMINING BENEFITS OF OUTSOURCING ON A COMPUTER SYSTEM - A method and system for determining benefits of outsourcing is provided in a computer system. The method includes calculating on the computer system a first set of resource requirements to conduct one or more of a plurality of processes within an entity. The first set of resource requirements are calculated by performing a predefined set of computations on a set of data associated with the entity. The method further includes simulating on the computer system a second set of resources requirements to conduct one or more of the plurality of processes using one or more offshore personnel. The method further includes rendering on the computer system one or more benefits of using the one or more offshore personnel based on the first set of resource requirements and the second set of resource requirements. | 08-16-2012 |
| 20120221314 | MODEL-BASED SYSTEMS AND METHODS FOR MONITORING RESOURCES - Modeling systems and methods for constructing one or more models of a computing system using collected data. Certain model-based systems build topology models and/or model instances by transforming collected performance data into a collection-location independent form. In certain examples, systems include at least one agent for collecting performance data from monitored resource(s), canonical data transform (CDT) configurations, and a data transformation module for performing data transform operation(s) on the performance data based on at least one CDT configuration. The data transform operation may include generating and/or updating a topology model, assigning metrics to model object(s), updating properties of model object(s), creating associations between existing model objects, or the like. Certain systems and methods also allow for a single piece of data to be processed by multiple models or for pieces of data collected from different locations to be matched and/or associated with the same model object. | 08-30-2012 |
| 20120221315 | SYSTEM MODEL MANAGEMENT AND SUPPORT SYSTEM, SYSTEM MODEL MANAGEMENT AND SUPPORT METHOD, AND SYSTEM MODEL MANAGEMENT AND SUPPORT PROGRAM - The present invention provides a system model management and support system that is capable of facilitating the management of a system model by identifying any difference between the system model and a real system. Conversion means | 08-30-2012 |
| 20120232879 | DATA CENTER EFFICIENCY ANALYSES AND OPTIMIZATION - Method, system and computer program product for estimating the overall energy efficiency of a data center over a period of time. In one embodiment, a computer processor coupled to computer readable memory is configured to receive time parameters indicating the period of time over which the overall energy efficiency of the data center is to be estimated, receive component parameters indicating the performance characteristics of data center components and the operational interactions between the data center components, simulate the operation and interaction of the data center components based, at least in part, on the component parameters for the period of time over which the energy efficiency is estimated, and output results of the simulation to estimate the overall energy efficiency of the data center. | 09-13-2012 |
| 20120239374 | SYSTEM AND METHOD OF SIMULATING INPUT/OUTPUT MODULES IN A CONTROL SYSTEM - A simulation system includes a simulation interface and a virtual controller coupled to the simulation interface. The virtual controller includes an application layer that receives application layer inputs and provides outputs to the simulation interface and an input/output (I/O) layer coupled to the system model and the application layer. The I/O layer includes one or more I/O module models that receive the system model outputs and creates the application layer inputs in the same or similar manner as an I/O module in the system being simulated. | 09-20-2012 |
| 20120253779 | NETWORK STIMULATION ENGINE - Methods, devices, and systems are disclosed for simulating a large, realistic computer network. Virtual actors statistically emulate the behaviors of humans using networked devices or responses and automatic functions of networked equipment, and their stochastic actions are queued in buffer pools by a behavioral engine. An abstract machine engine creates the minimal interfaces needed for each actor, and the interfaces then communicate persistently over a network with each other and real and virtual network resources to form realistic network traffic. The network can respond to outside stimuli, such as a network mapping application, by responding with false views of the network in order to spoof hackers, and the actors can respond by altering a software defined network upon which they operate. | 10-04-2012 |
| 20120259612 | Computer System Audio Device Switching - A detachable audio device structured to be coupled to an interface port of a computer system simulates the coupling and uncoupling of an audio controller to trigger an operating system being executed by a processing device of the computer system to select between an audio driver for that same audio controller and another audio driver for a different audio controller to which the processing device of the computer system has access, thus triggering a selection between causing audio played by the computer system to be acoustically output through either an acoustic driver to which the detachable audio device relays the audio or another acoustic driver associated with the other audio controller to which the processing device of the computer system has access. | 10-11-2012 |
| 20120259613 | Advance Phase Modeling, Simulation and Evaluation Method of a Computation Platform - The method comprises the following steps:
| 10-11-2012 |
| 20120265516 | PERIPHERAL DEVICE SIMULATION - An application can be run in an environment on a host machine. The environment can simulate a machine of a different type from the host machine. A series of events can be received from user input. The series of events can simulate a series of input from a target type of physical peripheral device that is different from a type of physical device used to provide the input. The series of events can be provided to the application for processing, and results of the application processing the series of events can be displayed. | 10-18-2012 |
| 20120278058 | PLC SIMULATOR BASED ON RECONFIGURABLE COMPONENTS - Provided is a PLC simulator including a component configuration unit receiving a command from a user to controllably perform a simulation, and a simulation unit receiving a command from the component configuration unit to perform a simulation of a connected external PLC, whereby a user is provided with a convenient environment capable of simulating a variety of systems through reconfigurable component, and a user is capable of reducing a TCO (Total Cost of Ownership) by being provided with a testing environment maximally similar to that of an actual apparatus through application of external input conditions. | 11-01-2012 |
| 20120284008 | SYSTEMS AND METHODS FOR MODELING A MULTI-LAYER NETWORK TOPOLOGY - The present invention is directed towards systems and method for creating a network topology model. The method comprises identifying a network element on a network. The method then creates a network object model and a network link model for the network element, wherein the network object model and network link model comprise a multi-layer representation of the network element. The method further stores the network object model and network link model in one or more databases. | 11-08-2012 |
| 20120330638 | METHOD AND APPARATUS FOR DESIGNING AND GENERATING A STREAM PROCESSOR - Embodiments of the invention provide a method and apparatus for generating programmable logic for a hardware accelerator, the method comprising: generating a graph of nodes representing the programmable logic to be implemented in hardware; identifying nodes within the graph that affect external flow control of the programmable logic; retaining the identified nodes and removing or replacing all nodes which do not affect external flow control of the programmable logic in a modified graph; and simulating the modified graph or building a corresponding circuit of the retained nodes. | 12-27-2012 |
| 20130013283 | DISTRIBUTED MULTI-PASS MICROARCHITECTURE SIMULATION - A system including a microarchitecture model, a memory model, and a plurality of snapshots. The microarchitecture model is of a microarchitecture design capable of executing a sequence of program instructions. The memory model is generally accessible by the microarchitecture model for storing and retrieving the program instructions capable of being executed on the microarchitecture model and any associated data. The plurality of snapshots are generally available for initializing a number of instances of the microarchitecture model, at least some of which may contain values assigned to one or more registers or memory regions in response to interaction with one or more external entities during a first pass of a simulation of the microarchitecture. The number of instances is generally greater than one and generally perform high-detail simulation. The number of instances, when launched and executed during a second pass of the simulation of the microarchitecture, have run time periods that overlap. | 01-10-2013 |
| 20130030785 | Computer resource utilization modeling for multiple workloads - Computer resource utilization modeling for multiple workloads includes a computer obtaining resource utilization data, the resource utilization data having groups of computer resource utilization measurements made during time intervals for a plurality of workloads. The computer determines parameters representing a distribution of the computer resource utilization measurements for each of the groups to generate a baseline of distributions across the time intervals for each of the plurality of workloads. The computer sums the baselines of distributions for the plurality of workloads to generate a combined baseline of distributions across the time intervals for a combination of the plurality of workloads. | 01-31-2013 |
| 20130060555 | System and Apparatus Modeling Processor Workloads Using Virtual Pulse Chains - Methods and apparatus for controlling at least two processing cores in a multi-processor device or system include accessing an operating system run queue to generate virtual pulse trains for each core and correlating the virtual pulse trains to identify patterns of interdependence. The correlated information may be used to determine dynamic frequency/voltage control settings for the first and second processing cores to provide a performance level that accommodates interdependent processes, threads and processing cores. | 03-07-2013 |
| 20130060556 | SYSTEMS AND METHODS OF RUNTIME SYSTEM FUNCTION ACCELERATION FOR CMP DESIGN - A chip-level multiprocessing system may be designed for accelerated implementation of a specified user computing application. The application may be converted to a parallel program representation with explicit runtime functions denoted. One or more of the explicit runtime functions may be identified for implementation in the form of a specialized intellectual property core (IP-core). The remaining portions of the application may then be implemented in a further IP-core, and the IP-cores may be interconnected to implement the user computing application. | 03-07-2013 |
| 20130060557 | DISTRIBUTED HARDWARE DEVICE SIMULATION - Distributed hardware device simulation, including: identifying a plurality of hardware components of the hardware device; providing software components simulating the functionality of each hardware component, wherein the software components are installed on compute nodes of a distributed processing system; receiving, in at least one of the software components, one or more messages representing an input to the hardware component; simulating the operation of the hardware component with the software component, thereby generating an output of the software component representing the output of the hardware component; and sending, from the software component to at least one other software component, one or more messages representing the output of the hardware component. | 03-07-2013 |
| 20130080140 | USING A REQUIREMENTS FRAMEWORK - A computing device may be configured to receive a design. The computing device may further receive a requirement object that represents a requirement for the design. The requirement object may include a first functionality and a second functionality. The computing device may interact with the design using the requirement object. When interacting with the design, the computing device may invoke the first functionality to determine whether the design satisfies the requirement and invoke the second functionality to provide a result of invoking the first functionality. | 03-28-2013 |
| 20130080141 | POWER AWARE SIMULATION SYSTEM WITH EMBEDDED MULTI-CORE DSP - The current disclosure discloses a power aware simulation system comprising an embedded multi-core simulation module, a power abstract interpretation module and a C power estimation (CPE) power profiling module. The embedded multi-core simulation module comprises a plurality of digital signal processors (DSP), an external memory and a direct memory access. Each of the plurality of DSPs comprises a DSP core, an instruction cache and a local memory. The power abstract interpretation module is coupled to the plurality of DSPs, the external memory, the DMA and the CPE profiling module, respectively. | 03-28-2013 |
| 20130085741 | Test Planning Based on Dynamic Coverage Analysis - A method for refining a test plan is provided. The method comprises defining a coverage model including: one or more variables, wherein respective values for the variables are assigned, and one or more definitions for value combinations for said variables with assigned values, wherein zero or more of said value combinations are defined according to one or more restrictions for the purpose of generating a test plan to test a system for which the coverage model is constructed; determining zero or more uncovered value combinations in the test plan; and providing means to update the test plan. | 04-04-2013 |
| 20130090911 | Modeling Test Space for System Behavior Using Interchangeable Designations - A method for modeling test space for verifying system behavior is provided. The method comprises defining a coverage model based on one or more variables, wherein respective value combinations for the variables are assigned to define a test space for a system under test, and zero or more constraints define restrictions on value combinations assigned to the variables, wherein the restrictions define whether said value combinations are valid; and designating, as interchangeable, relevant variables values in the coverage model. | 04-11-2013 |
| 20130096904 | Quality of User Experience Testing for Video Transmissions - Techniques for calculating quality of user experience (QoE) scores for video streams as played on receiving devices are described herein. Prior to calculating a QoE score, a device receives a video of a display screen of a receiving device captured while the receiving device plays a video stream. The device also receives transmission metrics from at least one device engaged in the transmission of the video stream to the receiving device. The device then calculates the QoE score for that received video based at least in part on a reference video, the transmission metrics, and one or more QoE models. Additionally, prior to receiving the video or the transmission metrics, the device may automate the transmission of the reference video as the video stream from a sending device to the receiving device over at least one network emulator, including providing network impairment settings to the network emulator. | 04-18-2013 |
| 20130096905 | DATA CENTER EFFICIENCY ANALYSES AND OPTIMIZATION - Method, system and computer program product for estimating the overall energy efficiency of a data center over a period of time. In one embodiment, a computer processor coupled to computer readable memory is configured to receive time parameters indicating the period of time over which the overall energy efficiency of the data center is to be estimated, receive component parameters indicating the performance characteristics of data center components and the operational interactions between the data center components, simulate the operation and interaction of the data center components based, at least in part, on the component parameters for the period of time over which the energy efficiency is estimated, and output results of the simulation to estimate the overall energy efficiency of the data center. | 04-18-2013 |
| 20130110489 | AUTOMATIC DESIGNATION OF EQUIVALENT VARIAVLE VALUES | 05-02-2013 |
| 20130110490 | Verifying Processor-Sparing Functionality in a Simulation Environment | 05-02-2013 |
| 20130117005 | COVERAGE ANALYSIS FOR MULTIPLE TEST METHODOLOGIES - Systems and methods for constructing a model to test the functionality of a target system are provided. When a first test methodology is used to test the target system, a model is proposed to test the target system based on a second test methodology. A subset of the target system's properties covered by the model is selected according to the second test methodology. It is determined whether the selected subset of the target system's properties, as covered by the second test methodology, is covered by the first test methodology. | 05-09-2013 |
| 20130132057 | THROTTLE DISK I/O USING DISK DRIVE SIMULATION MODEL - Computerized methods, systems, and computer-storage media for throttling requests from virtual machines (VMs) to a hard-disk drive (HDD) are provided. When a request for disk I/O is received from a VM, a disk-drive model that simulates performance characteristics of the HDD is accessed. During access, the disk-drive model's estimation of HDD parameters and the disk-drive model's estimation of a current state of a disk head of the HDD are gathered. A projected execution time to carry out the request is computed as a function of the estimated HDD parameters and the estimated current state of the disk head. Also, an actual execution time to carry out the request is measured upon allowing the request to pass to the HDD. Using a comparison of the projected execution time and the actual execution time, the traffic of the requests from the VMs is throttled. | 05-23-2013 |
| 20130132058 | CREATING AND MANAGING VIRTUAL AREAS - Systems and methods of managing communications in a virtual area are described. Examples of the systems and methods provide services for creating highly customizable virtual area applications that support realtime virtual area communications. In some examples, these services manage communications between network nodes that are linked to a virtual area according to rules embodied in a virtual area application defining the virtual area. Examples of the systems and methods provide a generic framework for transforming a designer's specification of a virtual area into instructions that dynamically configure service functionality for acting on messages that are received from network nodes in connection with the virtual area. | 05-23-2013 |
| 20130132059 | MULTIPLE PLC SIMULATION SYSTEM - A multiple programmable logic controller (PLC) simulation system is provided. The multiple PLC simulation system includes a plurality of personal computers (PCs), each being configured to comprise a different software PLC which is one of a plurality of PLCs implemented as software in an effort to verify a plurality of PLC codes that generate a PLC input signal and a PLC output signal for controlling lines and equipment of an automated manufacturing system; and a simulation device configured to be connected to a plurality of the PCs over a network, and to perform simulation for verification of a plurality of the PLC codes using an input/output model and a graphic model where the input/output model defines as discrete events operation states of the lines and the equipment which are controlled according to the PLC output signals received from a plurality of the software PLCs and PLC input signals in accordance with the operation states, and the graphic model represents graphically motion change of the lines and the equipment in accordance with a change of operation states using pieces of motion graphic data of the lines and the equipment which correspond to the operation states and the graphic model generates PLC input signals including information on the motion change of the lines and the equipment. | 05-23-2013 |
| 20130138418 | Modeling of Cross System Scenarios - A system and method for modeling cross system content between a hub and one or more backend systems is disclosed. Model content of one or more data models is stored in a model stack defined in a storage. The model content of each of the one or more data models includes model metadata representing a model of a corresponding backend system. Cross model content is stored in a cross model stack defined in the storage. The cross model content includes reference metadata representing one or more references associated with a data model of one backend system and that reference a data model of another backend system. Central cross model content is stored in a central cross model stack in the storage. The central cross model content includes one or more cross elements that do not belong to the model content of any of the one or more data models, and that establish a connection between two data models of different backend systems. | 05-30-2013 |
| 20130138419 | METHOD AND SYSTEM FOR THE ASSESSMENT OF COMPUTER SYSTEM RELIABILITY USING QUANTITATIVE CUMULATIVE STRESS METRICS - The disclosed embodiments provide a system that analyzes telemetry data from a computer system. During operation, the system obtains the telemetry data as a set of telemetric signals using a set of sensors in the computer system. Next, for each component or component location from a set of components in the computer system, the system applies an inferential model to the telemetry data to determine an operating environment of the component or component location, and uses the operating environment to assess a reliability of the component. Finally, the system manages use of the component in the computer system based on the assessed reliability. | 05-30-2013 |
| 20130144590 | CONFIGURATION MANAGEMENT - A configuration management method and system include storing a first model definition, storing a first instance of the first model, receiving an operator and modifying the first instance of the first model based on the received operator. The modified first instance of the first model is then stored. | 06-06-2013 |
| 20130173244 | Suppress Newer Facilities When Simulating An Older Machine - Suppressing enabled newer facilities of an older simulated machine. This makes the native machine appear just like the corresponding older simulated machine. The invention creates the Allowed Facilities Table (AFT) that includes all the facilities of each simulated machine that needs to be supported and queries all the installed facilities of the simulated machine. It reads each machine facility of the simulated machine and checks the AFT that includes the state of all the facilities that are allowed to be enabled for the simulated machine to see if this installed facility is also enabled in the AFT. If the installed facility is also enabled in the AFT, then this facility may be used by the software without any problems. Otherwise, this facility should not be used. A system and program product for carrying out the method are included. | 07-04-2013 |
| 20130173245 | DETERMINING LARGE-SCALE FINITE STATE MACHINES USING CONSTRAINT RELAXATION - A computer-implemented method of finite state machine using constraint relaxation. A first expression having a plurality of variables is accessed. A second expression is accessed that describes a constraint with respect to a first variable of the plurality of variables. At least one of the variables from the second expression is eliminated to create a third expression with the constraint relaxed. The third expression is applied to the first expression to determine a finite state machine for the first expression. | 07-04-2013 |
| 20130191105 | VIRTUAL SYSTEMS TESTING - According to exemplary embodiments, a computer program product for testing virtual systems includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method comprises randomly selecting commands from a pool of commands, generating by a computer a test sequence from the randomly selected commands and simulating performance of the test sequence for a simulated virtual system that is a model of a virtual system. The method also includes recording simulated results of the simulated performance, performing the test sequence on the virtual system, recording actual results of the test sequence being performed on the virtual system, and determining by a computer if the virtual system is operating properly based on a comparison of the simulated results to the actual results. | 07-25-2013 |
| 20130191106 | METHOD AND APPARATUS FOR DEPLOYING INDUSTRIAL PLANT SIMULATORS USING CLOUD COMPUTING TECHNOLOGIES - A system and method for operating a remote plant simulation system is disclosed. The system and method uses a light application at the plant to collect relevant data and communicate it to a remote plant simulation. The remote plant simulation uses the relevant data, including data from the actual process, to create a process simulation and communicate the display data to the light application operating at the plant where it is displayed to a user. The remote system offers the advantage of offering decreased cost and improved simulation as the equipment cost, operator cost and set up cost is shared by a plurality of users. Further, the data may be stored remotely and subject to data analytics which may identify additional areas for efficiency in the plant. | 07-25-2013 |
| 20130191107 | MONITORING DATA ANALYZING APPARATUS, MONITORING DATA ANALYZING METHOD, AND MONITORING DATA ANALYZING PROGRAM - An object of the present invention is to improve prediction accuracy for a performance value of a monitoring target system even if the performance value is substantially different for each of patterns of use. A monitoring data analyzing apparatus includes a regression-model recalculating section 14 configured to combine regression models, which are generated for each of a plurality of groups into which log data including monitoring data in a monitoring target system set as a target of performance management is classified, using the log data belonging to the groups corresponding to the regression models and test target log data, which is the log data set as a target of a performance test, to recalculate the regression models. | 07-25-2013 |
| 20130197895 | REAL-TIME SERVER MANAGEMENT - A method for real-time server management may include determining a server architecture model based on performance characteristics of a component of a server. The method may further include determining a real-time model of the server from the server architecture model based on real-time server operation data, and adapting a performance controller for the server to operational characteristics of the server based on the real-time model. | 08-01-2013 |
| 20130204602 | SIMULATION APPARATUS AND METHOD FOR VERIFYING HYBRID SYSTEM - Disclosed herein is a simulation apparatus for verifying a hybrid system. The simulation apparatus includes a system model input unit, a model information storage unit, a simulation unit, and a result display unit. The system model input unit receives subsystem models which model subsystems included in a hybrid system. The model information storage unit stores the subsystem models and information about the operations of the subsystem models. The simulation unit runs a simulation of the subsystem models based on the information about the operations of the subsystem models stored in the model information storage unit. The result display unit displays the results of running the simulation of the subsystem models using the simulation unit. | 08-08-2013 |
| 20130211809 | EVALUATION SUPPORT METHOD AND EVALUATION SUPPORT APPARATUS - A computer-readable recording medium stores a program that causes a computer to execute an evaluation support process that includes calculating a response time for a read request based on multiplicity and a maximal number of requests wherein the multiplicity is the number of overlaps of read or write processes for a storage apparatus per unit time, and the maximal number of requests is the number of read requests that the storage apparatus processes per unit time; and creating, based on the response time, the maximal number of requests, and a minimal response time for the read request, a response model that represents a response time that has the number of read requests as exponent and exponentially increases as the number of read requests increases. | 08-15-2013 |
| 20130211810 | COUPLING ARCHITECTURAL AND IMPLEMENTATION/BEHAVIORAL MODELS OF A COMPUTER-BASED SYSTEM - Coupling architectural and implementation/behavioral models of a computer-based system by creating a bridge element, defining a port of the bridge element, associating the port of the bridge element with a port of an implementable element of an architectural model of a computer-based system and a port of an implementation element of an implementation/behavioral model of the computer-based system, mapping an interface member of the implementation element port to an interface member of the implementable element port, generating, from a template, skeleton source code applicable for the mapped interface member, generating a usage description element for the architectural model corresponding to the mapped interface member, generating an architectural description document from the architectural model, generating implementation code from the implementation/behavioral model and the generated skeleton source code, and generating a declaration file for an operating system service for use by the implementation code. | 08-15-2013 |
| 20130218550 | ACCELERATION OF MEMORY WALKING SEQUENCES DURING SIMULATION - Embodiments of the present invention provide a system, method, and program product for accelerating a simulated memory walking sequence during a simulation conducted by a computer. In one embodiment, a simulation test-case is executed and one or more memory locations in the simulated memory are identified as eligible to contain valid data. Subsequent to commencement of the simulated memory walking sequence, it is determined whether an identified memory location is within a specified number of memory locations after a memory location to be processed by simulated hardware during the simulated memory walking sequence. If an identified memory location is within the specified number, the simulated hardware is allowed to process the memory location. If an identified memory location is not within the specified number, the simulated hardware is advanced to a subsequent memory location and is allowed to process the subsequent memory location. | 08-22-2013 |
| 20130231912 | METHOD, SYSTEM, AND SCHEDULER FOR SIMULATING MULTIPLE PROCESSORS IN PARALLEL - A method for simulating multiple processors in parallel is provided. The scheduler create one or more slave threads using a master thread, and determines a processor that is simulated by the master thread and a processor that is simulated by a slave thread, so that the scheduler is capable of using the master thread and the one or more slave threads to invoke, through a first execute interface, the determined processor that is simulated by the master thread and the determined processor that is simulated by the slave thread to execute a corresponding instruction, where the first execute interface is registered with the scheduler by the determined processor that is simulated by the master thread and the determined processor that is simulated by the slave thread. Thus simulation efficiency can be increased and resource utilization can be improved. | 09-05-2013 |
| 20130238309 | DYNAMIC FREQUENCY SCALING - A method for dynamic frequency scaling (DFS) on the electronic systems level (ESL). The method can run in a virtual environment and dynamically scale the frequency of a virtual component based on a first transaction time and a second transaction time. | 09-12-2013 |
| 20130253899 | Determining Simulation Fidelity in a Self-Optimized Simulation of a Complex System - Mechanisms are provided for controlling a fidelity of a simulation of a computer system. A model of the system is received that has a plurality of components. A representation of the plurality of individual components of the system is generated. A component is assigned to be a fidelity center having a highest possible associated fidelity value. Fidelity values are assigned to each other component in the plurality of individual components based on an affinity of the other component to the fidelity center. The system is simulated based on assigned fidelity values to the components in the plurality of individual components. | 09-26-2013 |
| 20130275113 | AVAILABILITY MODEL GENERATION DEVICE - The availability model generation device | 10-17-2013 |
| 20130282354 | GENERATING LOAD SCENARIOS BASED ON REAL USER BEHAVIOR - A method for generating a number of load scenarios can include collecting a number of real user metrics utilizing a monitor, calculating a load behavior of the number of real user metrics utilizing a baselining technique, and generating the number of load scenarios based on the load behavior. | 10-24-2013 |
| 20130282355 | MAINTENANCE PLANNING AND FAILURE PREDICTION FROM DATA OBSERVED WITHIN A TIME WINDOW - A system, method and computer program product for predicting a failure of equipment from prior maintenance data of the equipment collected during a time duration estimate a number of preceding failures of the equipment prior to the time duration. The system, method and computer program product construct a model, based on the prior maintenance data, of an impact of an external intervention on a failure of the equipment. The system, method and computer program product construct a model, based on the constructed model of the impact of the external intervention and the estimated number of preceding failures, a replacement policy of the equipment and a probability of a subsequent failure of the equipment in a subsequent time period. | 10-24-2013 |
| 20130282356 | METHOD TO SIMULATE A DIGITAL SYSTEM - A simulator is partitioned into a functional component and a behavior prediction component and the components are executed in parallel. The execution path of the functional component is used to drive the behavior prediction component and the behavior prediction component changes the execution path of the functional component. | 10-24-2013 |
| 20130297282 | Dynamically Adjusting Speed Versus Accuracy of Computer Platform Simulation - Executing a simulation of a computer platform, the simulation including simulation models. A dynamic quantum is accessed whose current value specifies a maximum number of units of execution a simulation model is allowed to perform without synchronizing with another simulation model. The dynamic quantum may be received from a user. Respective simulation models are invoked for execution with the current value of the dynamic quantum provided to each of the simulation models. The method also comprises modifying the value of the dynamic quantum based on a simulation event. | 11-07-2013 |
| 20130297283 | INFORMATION PROCESSING DEVICE, INFORMATION PROCESSING METHOD, AND PROGRAM - A configuration storage unit ( | 11-07-2013 |
| 20130311163 | MEDIA RECOMMENDATION USING INTERNET MEDIA STREAM MODELING - Media item recommendations, such as music track recommendations, may be made using one or more models generated using data collected from a plurality of media stream sources, such as, for example, Internet radio stations. In an initial, bootstrapping phase, data about media items and media stream playlists of media stream sources may be used to generate a model, which comprises latent factor vectors, or learned profiles, of media items, e.g., tracks, artists, etc. Such a bootstrapping phase may be performed without user data, such as user playlists and/or user feedback, to generate a model that may be used to make media item recommendations. As user data becomes available, e.g., as users of a recommendation service provide user data, the user data may be used to supplement and/or update the model and/or to create user profiles. | 11-21-2013 |
| 20130317803 | ENTERPRISE-SCALABLE MODEL-BASED ANALYTICS - Enterprise-scalable model-based analytics systems are disclosed. One example system may organize an analytic process in the form of an analytic model containing interconnected functional components, with each functional component containing a specific algorithm or analysis technique for fetching, manipulating, or analyzing data. A user may generate an analytic model designed to perform a desired analytic process by placing sub-analytic models and/or functional components in a particular configuration within a graphical user interface by dragging and dropping the sub-analytic models and/or functional components. The resulting process represented by the analytic model may depend on the sub-analytic models and/or functional components within the analytic model and the way they are interconnected. The resulting analytic model may be saved and distributed to other users for use and/or modification. | 11-28-2013 |
| 20130325433 | Model for Simulation Within Infrastructure Management Software - Systems and methods for simulation within a cloud computing environment. According to one embodiment, the system or method comprises a cloud computing environment with infrastructure management software and a cloud-based managed infrastructure. An interface is identified within infrastructure management software by first identifying a dataflow from the infrastructure management software to the infrastructure, and then, based on the dataflow, identifying a component within the infrastructure management software that is interacting with the infrastructure. A simulation class is then implemented using the identified interface, where the simulation class populates the infrastructure management software with metadata from an infrastructure database such that the infrastructure is simulated. | 12-05-2013 |
| 20130332140 | Dynamic Bridging of Interface Protocols - Systems and methods for protocol bridging for a system level modeling simulation (SLMS), such as a SYSTEMC simulation where the components communicate using a TLM2.0 application programming interface (API). The method includes accessing design configuration information describing a first component of the SLMS that uses a first communication protocol and a second component of the SLMS that uses a second communication protocol. Run-time bridging logic is inserted between the first component and the second component based on the design configuration information. The run-time bridging logic is inserted at initialization of the SLMS and configured to bridge the first communication protocol of the first component and the second communication protocol of the second component. | 12-12-2013 |
| 20130332141 | DYNAMIC MODEL ADAPTATION TO INTERFACE PROTOCOLS - A system and a method are disclosed for simulating a target system. The target system may include a plurality of components coupled via a communication bus. Each component of the target system may include a model algorithm representing the internal behavior of the component, and a model interface configured to transfer and/or receive communication payloads to/from a peer component in the target system. During simulation initialization, a simulation model of a component of the target system is accessed and a protocol engine, associated with a bus communication protocol is selected to be attached to the simulation model of the accessed component. Then, during the simulation of the target system, the model interface receives an incoming payload and informs the protocol engine of the received payload. The protocol engine may instruct the model algorithm of the component to perform a protocol specific action based on the received payload. | 12-12-2013 |
| 20130338992 | METHOD FOR SIMULATING A SYSTEM - A method and a system are provided for simulating a technical system by means of a model. In the method, at least one simulation tool is stored in an application node, and the model, which is executed under real-time conditions, is stored in a simulation node, using one platform. | 12-19-2013 |
| 20140019112 | SYNTHESIS OF SIMULATION MODELS FROM SYSTEMS ENGINEERING DATA - Methods for product data management and corresponding systems and computer-readable mediums. A method includes receiving systems engineering data including a plurality of components and identifying interfaces from the plurality of components. The method includes synthesizing a network between the plurality of components. The method includes creating a simulation model, based on the network, by mapping the plurality of components to a corresponding plurality of simulation components and generating a simulation and control code according to the simulation model and the simulation components. | 01-16-2014 |
| 20140039866 | OPTIMIZING QUANTUM SIMULATIONS BY INTELLIGENT PERMUTATION - A state (i.e., ket) of a set of qubits may be simulated via a classical computer. Ordering characteristics of the ket (i.e., the “current” permutation associated with the state) may be determined. An operator (which may be associated with a certain operation to perform on the ket) may be defined and simulated. Ordering characteristics of the operator (i.e., the “current” permutation associated with operator) may be determined. If the current permutations of the state and operator match, then the operation may be performed to generate a new ket. Alternatively, the operator may be permuted to match the permutation of the current state. Or the state may be permuted to match the current operator permutation. The operation may then be performed, and the state and permutation remembered for the next operation. The process may be repeated for each operation in the series. | 02-06-2014 |
| 20140039867 | INFORMATION PROCESSING APPARATUS AND METHOD THEREOF - An information processing apparatus includes simulators which are configured to be directly or indirectly cooperated. A storage unit stores simulator operation scenarios having time information. A scenario execution unit extracts an elemental scenario as an element of a simulator operation scenario from the simulator operation scenario, transmits the elemental scenario to at least one of the simulators which are cooperated, synchronizes the simulators, and controls the simulators to execute simulator operations. | 02-06-2014 |
| 20140052431 | SUPPORTING PROACTIVE DECISION-MAKING IN EVENT-DRIVEN APPLICATIONS - A computerized method of adapting an event management framework comprising providing an event processing network (EPN) which models processing of a plurality of incoming events by the event management framework, providing at least one goal specifying a target value of at least one measurable attribute of the event management framework, performing a plurality of simulations on the EPN, each simulation of the processing of the plurality of incoming events according to a different set of a plurality of control values defining a behavioral pattern of at least one event processing agent of the EPN, selecting a control values set from the plurality of control values sets according to a match between an outcome of the plurality of simulations and the at least one target value, and adapting the event management framework according to the selected control values set. | 02-20-2014 |
| 20140052432 | METHOD FOR A DESIGN EVALUATION OF A SYSTEM - A method for the design evaluation of a system is described. The system is modelled and simulated on at least one computer. The model ( | 02-20-2014 |
| 20140058717 | SIMULATION SYSTEM FOR SIMULATING I/O PERFORMANCE OF VOLUME AND SIMULATION METHOD - An example is a simulation method for I/O performance of a volume of a first storage apparatus in a simulation target storage apparatus, including: obtaining an I/O history of a period regarding a first migration source volume in the first storage apparatus; obtaining first information indicating at least intra-volume addresses of cache data of the first migration source volume at start of the period; referring to the first information to determine cache data having addresses in a migration destination volume corresponding to at least some of the intra-volume addresses of the cache data of the first migration source volume and determining the determined cache data as cache data of a first simulation target volume of the simulation target storage apparatus; and issuing simulation-use I/O requests to the first simulation target volume according to the I/O history of the period to measure I/O performance of the first simulation target volume. | 02-27-2014 |
| 20140074450 | SIMULATING NON-VOLATILE MEMORY IN VIRTUAL DISTRIBUTED SWITCHES - A virtual non-volatile memory is simulated for a virtual switch. Operating instructions from the non-volatile memory of a physical switch may be translated into a flash type file. The flash type file may be stored on a virtual storage area in the virtual switch. Operating instructions in the virtual switch may access the flash type file in the virtual storage area without the need to access the non-volatile memory in the physical switch. | 03-13-2014 |
| 20140074451 | VERIFYING PROCESSOR-SPARING FUNCTIONALITY IN A SIMULATION ENVIRONMENT - A simulation environment verifies processor-sparing functions in a simulated processor core. The simulation environment executes a first simulation for a simulated processor core. During the simulation, the simulation environment creates a simulation model dump file. At a later point in time, the simulation environment executes a second simulation for the simulated processor core. The simulation environment saves the state of the simulated processor core. The simulation environment then replaces the state of the simulated processor core by loading the previously created simulation model dump file. The simulation environment then sets the state of the simulated processor core to execute processor-sparing code and resumes the second simulation. | 03-13-2014 |
| 20140081615 | VIRTUAL SYSTEMS TESTING - According to exemplary embodiments, a computer program product for testing virtual systems includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method comprises randomly selecting commands from a pool of commands, generating by a computer a test sequence from the randomly selected commands and simulating performance of the test sequence for a simulated virtual system that is a model of a virtual system. The method also includes recording simulated results of the simulated performance, performing the test sequence on the virtual system, recording actual results of the test sequence being performed on the virtual system, and determining by a computer if the virtual system is operating properly based on a comparison of the simulated results to the actual results. | 03-20-2014 |
| 20140100838 | SYSTEM, METHOD AND APPARATUS FOR HANDLING POWER LIMIT RESTRICTIONS IN FLASH MEMORY DEVICES - A system, method and apparatus for dynamic power management including creating a model for each task of multiple tasks performed by a circuit, the model including a corresponding power requirement value for each task, selecting each task for execution, executing the selected task when the corresponding power requirement value does not exceed an average power consumption cap of an execution window, determining an actual power consumption of the selected task during execution of the selected task and storing the actual power consumption corresponding to the selected task as the corresponding power requirement value for the selected task. A memory system can include a memory die, a data bus coupled to the memory die, a power supply coupled to the memory die, a power monitor coupled to the memory die and the power supply and a controller coupled to the data bus and the memory die. | 04-10-2014 |
| 20140100839 | Method for controlling properties of simulated environments - Computer implemented methods for the control of properties in computer simulations (such as video games) based on bitmaps are disclosed. In these methods, a bitmap is used as a reference file for an Audio Zone, and the bitmap values indicate properties within the virtual scene. To compute the value of a property (such as audio loudness), the bitmap is sampled at coordinates that correspond to the virtual location of the observer. Properties of the bitmap, such as the brightness associated with a pixel in the bitmap, may be designated to correspond the loudness of an associated sound. | 04-10-2014 |
| 20140108000 | Generate, Edit, and Automated Use of a Machine-Readable Cable Specification to Audit Cabling of a Converged Infrastructure - A human-readable cable specification for a model converged infrastructure (CI) is converted to a machine-readable cable specification specifying model port mappings between model components of the model CI. The machine-readable cable specification is imported into a controller, which is in communication with an actual CI that includes operating components and actual connections between input/output (I/O) signal ports of the components. Port configurations are collected from the operating components, and actual port mappings are generated that identify the connections between the actual ports. The actual port mappings are compared against the model port mappings. A compliance report is generated indicating port mapping mismatches, if any, between the model and actual port mappings based on the comparing. | 04-17-2014 |
| 20140114639 | EVALUATION MODEL GENERATION DEVICE, EVALUATION MODEL GENERATION METHOD, AND EVALUATION MODEL GENERATION PROGRAM - An evaluation model generation device is provided to generate an evaluation model which evaluates the function or non-function of an IT system based on a system model including a process model which describes processing between processes on the IT system, a server model which describes a physical system configuration of the IT system, and allocations which represent correspondence relations between the elements in the process model and those in the server model. The evaluation model generation device includes: path enumeration means | 04-24-2014 |
| 20140114640 | METHOD AND SYSTEM FOR SIMULATING MULTIPLE PROCESSORS IN PARALLEL AND SCHEDULER - The present invention provides a method and a system for simulating multiple processors in parallel, and a scheduler. In this embodiment, the scheduler maps debug interface information of a to-be-simulated processor requiring debugging onto the scheduler during parallel simulation of multiple processors, so that the scheduler is capable of debugging, by using a master thread, the to-be-simulated processor requiring debugging via a debug interface of the to-be-simulated processor requiring debugging pointed by the debug interface information, thereby implementing debugging during parallel simulation of multiple processors. | 04-24-2014 |
| 20140129205 | METHODS FOR DECODING AND DISPATCHING PROGRAM INSTRUCTIONS - Methods for encoding a program. Each program instruction in a program has one or more possible encodings, and each instruction encoding may have a different length. The instruction encodings are selected such that the resulting encoding of the program as a whole minimizes the number of program cycles used in a decoding stage of a processor. Instruction padding or program padding may be used to create instruction encodings of lengths. | 05-08-2014 |
| 20140156251 | SIMULATION DEVICE AND SIMULATION METHOD THEREFOR - The present invention relates to a simulation method and device. According to the present invention, a simulation method using a plurality of blocks comprises: a dividing step of dividing a simulation into computation operations for performing unique operations on the blocks and communication operations for data exchanges between different blocks; a grouping step of performing a grouping between the interdependent computation and communication operations; and a simulation performing step of performing an operation included in each group using the blocks according to whether or not the level of interdependency between the computation and communication operations is resolved. | 06-05-2014 |
| 20140163945 | MEMORY FRAME PROXY ARCHITECTURE FOR SYNCHRONIZATION AND CHECK HANDLING IN A SIMULATOR - A simulation technique that handles accesses to a frame of memory via a proxy object provides improved throughput in simulation environments. The proxy object, if present, processes the access at a head of a linked list of frames. If a check frame is not inserted in the list, the memory frame handles the request directly, but if a check frame is inserted, then the check operation is performed. The check frame can be a synchronization frame that blocks access to a memory frame while the check frame is present, or the check frame may be a breakpoint, watch or exception frame that calls a suitable handling routine. Additional check frames may be chained between the interface and the memory subsystem to handle synchronization, breakpoints, memory watches or other accesses to or information gathering associated with the memory frame. | 06-12-2014 |
| 20140172402 | SIMULATION SYSTEM, METHOD FOR CARRYING OUT A SIMULATION, GUIDANCE SYSTEM, AND COMPUTER PROGRAM PRODUCT - A simulation system, in particular for a control system, which controls a process running in a technical system, is provided. The control system has at least one first process environment embodied as a container and which is also designed to simulate the automatic process to be run in the system and includes corresponding interfaces to the guidance system. The simulation system has, in addition to the first process environment, a second process environment embodied as a container for simulating the hardware of the periphery of the guidance system. In another embodiment variant of the simulation system, both of the process environments can also be combined to form one process environment. In both variants, the interfaces of the first process environment are practically identical to the interfaces of the second process environment. A method for carrying out a simulation and a corresponding control system and computer program product are also provided. | 06-19-2014 |
| 20140172403 | SIMULATION SYSTEM, METHOD FOR CARRYING OUT A SIMULATION, CONTROL SYSTEM, AND COMPUTER PROGRAM PRODUCT - A simulation system in particular for a control system which controls a process running in a technical system is provided. The control system has at least one first process environment embodied as a container and which is also designed to simulate the automatic process to be run in the system and includes corresponding interfaces to the guidance system. The simulation system includes, in addition to the first process environment, a second process environment embodied as a container for simulating the hardware of the periphery of the guidance system and a third process environment embodied as a container for simulating the process to be run in the technical system. In another embodiment, all process environments can also be combined to form one process environment. In both variations, the interfaces of the first process environment and the interfaces of the second process environment are practically identical to the interfaces of the third process environment. A method for carrying out a simulation, a corresponding control system, and computer program product are also provided. | 06-19-2014 |
| 20140180664 | SYSTEMS AND METHODS FOR PERFORMANCE MONITORING - Data storage systems monitor the performance of data storage operations on a granular level and compile the information for presenting to a user. The system measures the time of execution for individual granular stages of the storage operation and in response to the monitoring results, automatically adjust parameters to optimize performance. Further, the system performs a performance test by simulating the data storage operation, but may not actually write the data to the secondary storage medium. | 06-26-2014 |
| 20140195217 | SIMULATED INPUT/OUTPUT DEVICES - In one or more embodiments, methods and apparatus are provided for simulating device communications such as those of the Universal Serial Bus (“USB”) or the like. The methods and apparatus involve receiving host requests that represent commands in a communication protocol and are associated with communication endpoints, distributing the host requests across the communication endpoints in the order that they are received, to their associated endpoints to generate a distribution of requests, generating a reordered plurality of host requests by selecting the host requests from the communication endpoints in an order based upon the order in which the requests are received and one or more simulation factors, receiving device requests from a simulated device in accordance with the communication protocol, merging the reordered host requests and the plurality of device requests to form a merged sequence of requests, and performing commands from the merged sequence of requests in the order. | 07-10-2014 |
| 20140200875 | TEST AND ANALYSIS SYSTEM AND A METHOD FOR THREAT EVALUATION AND SENSOR/WEAPON ASSIGNMENT ALGORITHMS - The present invention relates to a system comprising threat evaluation and sensor/weapon assignment algorithm operating units which are adapted such that they will operate any threat evaluation and sensor/weapon assignment algorithm, a simulation and analysis unit which is adapted such that it will form the area, in which threat evaluation and sensor/weapon assignment algorithms will be operated, as a virtual scenario by forming an air picture in accordance with the data it receives, an external communication unit which is in communication with the simulation and analysis unit; which can communicate correspondingly with a threat evaluation and sensor/weapon assignment algorithm operating unit; which is adapted such that it will transfer the current scenario information to the threat evaluation and sensor/weapon assignment algorithm when it is necessary and transfer the engagement results to the simulation and analysis unit by taking them back, and a communication unit which is adapted such that it will transfer the scenario, which is formed by communicating with a client, to the client and will receive data through the client; and a method comprising the steps of sending and arranging the data to the simulation and analysis unit through at least one client, transferring the virtual scenario to the TESWA algorithm operating units and receiving the engagement data, combining the engagement data with each other and the data received from the clients and updating the scenario status, approving and disapproving the engagement, analyzing the engagement data and transferring the results to a client partially or completely. | 07-17-2014 |
| 20140214396 | Specification properties creation for a visual model of a system - A method, system and computer program product for creation of specification properties for a visual model of a system. The specification properties are useful for verification of a verification model corresponding to the visual model. The computer-implemented method comprising automatically generating, by a processor, a specification property for a verification model based on a selection by a user of at least one element in a visual model, wherein the visual model defines a computerized system, wherein the verification model corresponds to the visual model. | 07-31-2014 |
| 20140236564 | COVERAGE MODEL AND MEASUREMENTS FOR PARTIAL INSTRUMENTATION - A computer implemented method, an apparatus and a computer program product for instrumentation coverage. The method comprising: determining an instrumentation coverage model of a system having components, the instrumentation coverage model defining instrumentation tasks of the system, wherein each instrumentation task defines a subset of the components to be monitored; and monitoring the system by a computer, wherein during said monitoring applying a plurality of partial instrumentation tasks defining strict subsets of the components to be monitored. | 08-21-2014 |
| 20140249794 | CONFIGURATION WITH EMBEDDED FIRMWARE FOR OFFLINE INSTRUMENT USER SETTINGS IMPLEMENTATION - A system for the customization of user settings on a target instrument includes a configuration module configured for the customization of user settings on a target instrument, and a representation module communicably coupled to the configuration module. The representation module includes a duplicate of firmware from the target instrument. A method of production of a system for the customization of user settings on a target instrument, includes configuring a configuration module for the customization of user settings on a target instrument, communicably coupling the configuration module to a representation module; and disposing a duplicate of firmware from the target instrument in the representation module. | 09-04-2014 |
| 20140278334 | METHOD TO VERIFY CORRECTNESS OF COMPUTER SYSTEM SOFTWARE AND HARDWARE COMPONENTS AND CORRESPONDING TEST ENVIRONMENT - A method is presented to verify correctness of computer system software and hardware components. The method includes: operating a test environment with a verified system software and hardware version; monitoring and recording each hardware access during operation of the test environment with the verified system software and hardware version to generate a corresponding verified trace file; operating the test environment with a modified system software and/or hardware version; monitoring and recording each hardware access to generate a corresponding new trace file during operation of the test environment with the modified system software and/or hardware version; defining an arbitrary order for target chips in the verified and the modified hardware model or hardware system version; sorting sequences of entries in both trace files according to the target chip order; and comparing the sorted trace files by comparing their entries each by each and outputting a corresponding comparison result. | 09-18-2014 |
| 20140278335 | TECHNIQUES FOR AUTOMATED BAYESIAN POSTERIOR SAMPLING USING MARKOV CHAIN MONTE CARLO AND RELATED SCHEMES - Techniques for automated Bayesian posterior sampling using Markov Chain Monte Carlo and related schemes are described. In an embodiment, one or more values in a stationarity phase for a system configured for Bayesian sampling may be initialized. Sampling may be performed in the stationarity phase based upon the one or more values to generate a plurality of samples. The plurality of samples may be evaluated based upon one or more stationarity criteria. The stationarity phase may be exited when the plurality of samples meets the one or more stationarity criteria. Other embodiments are described and claimed. | 09-18-2014 |
| 20140297247 | Quantum Annealing Simulator - A quantum annealer simulator approximates unitary quantum dynamics of a quantum annealer on a non-quantum computing device such as a conventional computing device. The quantum annealer simulator may utilize algorithms that may efficiently approximate unitary time evolution of a quantum system, where the quantum system corresponds to a problem for which an optimized solution is sought. | 10-02-2014 |
| 20140297248 | Method and Apparatus for Context Sensing Inference - The exemplary embodiments of the invention provide at least a method, apparatus and system to perform operations including receiving context data from an electronic device, causing, at least in part based on the received context data, an identification of at least one context model compatible with the electronic device, and causing, at least in part, provision of the electronic device with the at least one compatible context model. In addition, the exemplary embodiments of the invention further provide at least a method, apparatus and system to perform operations including causing, at least in part, a provision of context data associated with an electronic device to a context inference service, in response, receiving a context model from the context inference service, and causing adaptation of the received context model as a current context model of the electronic device. | 10-02-2014 |
| 20140324408 | FLEXIBLE ALLOCATION OF I/O CHANNELS OF A HARDWARE COMPONENT - A method for generating software for a hardware component of a measuring, control, or regulating system having a processor, an FPGA, and a plurality of I/O channels. The I/O channels are connected to the FPGA and the FPGA is connected to the processor via a communications interface. The method includes the steps of selecting a first subset of the I/O channels for operation by the FPGA, generating a first application for execution in the FPGA, selecting a second subset of the I/O channels for operation by the processor, and generating a second application for execution on the processor. The step of generating a first application comprises generating code for connecting the second subset of I/O channels to the communications interface. The invention relates in addition to a method for operating a hardware component. | 10-30-2014 |
| 20140337003 | Method And System For Simulating A Plurality Of Devices - A method and system for simulating a plurality of devices are disclosed. A simulator configured to simulate a plurality of devices may output simulated device data for the plurality of devices, where the output of the simulated device data may be performed based upon execution of commands by the simulator. The commands may be received from a device abstraction layer in response to a request from the simulator for any commands associated with the plurality of devices. Additionally, the simulated device data may be communicated to a component coupled to the simulator, where a result of the processing of the simulated device data by the component may be used to analyze the performance of the component. Further, other commands may be executed by simulator for changing the frequency at which simulated device data is output, for performing another operation defined during configuration of the simulator, etc. | 11-13-2014 |
| 20140343917 | Providing Virtual Optical Disk Drive - A method for providing a virtual optical disk drive (ODD) is provided. The method can comprise: simulating a PCI IDE controller through PCI configuration space IO trap and simulating the ODD through IDE device IO trap. | 11-20-2014 |
| 20140350910 | TIME-SEGMENTED STATISTICAL I/O MODELING - A system includes tracing logic to parse trace information into time varying segments and model traces based on segments of time varying I/O (input/output) and/or workload behavior. The logic can detect segments that represent statistically similar system behavior and reduce the number of segments based on detecting segments representing similar system behavior. The logic can leverage Mutual Information techniques to eliminate redundant workload dimensions and build a concise workload model. The logic can also use HAC to segregate similar workload patterns represented by multiple non-redundant workload attributes. The logic can use ePDF to regenerate distributions of workload attribute values during trace regeneration. The logic can generate segment models from the segments, which can be combined into a test trace that represents a period of system behavior for simulation. The logic can allow combining the segment models in different patterns to simulate behavior not observed in the original trace information. | 11-27-2014 |
| 20140350911 | APPARATUS FOR ALLOCATING FUNCTIONS TO EACH OF ELECTRONIC CONTROL UNITS OF A VEHICLE - An ECU (Electronic Control Unit) evaluation apparatus, for use in vehicle design, allocates functions appropriately to respective ECUs of a vehicle. The function allocation can be performed based on user-specified priority aspect(s) in conjunction with stored information concerning the respective functions and information concerning the ECUs, such as installation positions on the vehicle, mechanical and electrical specifications of component parts of ECUs, etc. | 11-27-2014 |
| 20150019196 | ARITHMETIC UNIT INCLUDING ASIP AND METHOD OF DESIGNING SAME - In order to achieve tasks, according to an embodiment of the present invention, an arithmetic unit including one or more ASIPs includes two or more processors, and an execution unit that is connected to the two or more processors and executes instructions received from the processors. According to an embodiment of the present invention, it is possible to provide a low-power, high-integration, high-performance arithmetic unit through resource sharing using the arithmetic unit including the one or more ASIPs, and it is possible to provide a method of designing an arithmetic unit that may be applied to a specific application. | 01-15-2015 |
| 20150025873 | RULE BASED EXCHANGE SIMULATOR - Methods, systems, and computer-readable media for providing a rule based exchange simulator are presented. A plurality of rules may be received at an exchange simulator that define how orders should be processed at the exchange simulator. The received rules may be stored, for instance, at a rules engine. For example, rules may comprise a fill rule, a cancel rule, a reject rule, a no acknowledgment rule, and a market data rule. An order that comprises a stock exchange order may be received at the exchange simulator. For example, an order may comprise a buy or sell order for a particular instrument, such as a stock, and may comprise a particular quantity. Based on the one or more rules stored in the rules engine, the received order may be fully filled, partially filled, or not filled. | 01-22-2015 |
| 20150039285 | METHODS AND SYSTEMS FOR SCALABLE SESSION EMULATION - At least some of the illustrative embodiments are methods including: executing a test program on a computer system coupled to a server, the test program emulating virtual users by instantiating a first user instance by calling a first reentrant function, the first user instance exiting the first reentrant function upon encountering a blocking statement in the first reentrant function; instantiating a second user instance by calling the first reentrant function, the second user instance exiting the first reentrant function upon encountering a blocking statement in the first callable function; reentering the first user instance by again calling the first reentrant function, the first reentrant function resuming execution within the reentrant function after the first blocking statement; and reentering the second user instance by calling the first reentrant function, the first reentrant function resuming execution within the reentrant function after the second blocking statement. | 02-05-2015 |
| 20150046142 | FIFO CACHE SIMULATION USING A BLOOM FILTER RING - Described herein are methods, systems and machine-readable media for simulating a FIFO cache using a Bloom filter ring, which includes a plurality of Bloom filters arranged in a circular log. New elements are registered in the Bloom filter at the head of the circular log. When the Bloom filter at the head of the circular log is filled to its capacity, membership information associated with old elements in the Bloom filter at the tail of the circular log is evicted (simulating FIFO cache behavior), and the head and tail of the log are advanced. The Bloom filter ring is used to determine cache statistics (e.g., cache hit, cache miss) of a FIFO cache of various sizes. In response to simulation output specifying cache statistics for FIFO cache of various sizes, a FIFO cache is optimally sized. | 02-12-2015 |
| 20150046143 | Resource-Oriented Method of Power Analysis for Embedded System - The present invention provides a method for efficient resource-oriented power evaluation. By mapping instructions to microarchitecture components, both advantages of high-level simulation performance and fine-grained power model are obtained. The present invention effectively reduces simulation runtime overhead and provides an accurate power estimation result. The present invention is nearly as accurate as gate-level simulators, with an error rate of less than 1.2 while achieving simulation speeds of up to 20 MIPS, five orders faster than a commercial gate-level simulator. By using the present invention, it is easy to analyze power consumption profile and peak power. | 02-12-2015 |
| 20150051895 | METHOD FOR CLASSIFYING AND CORRELATING SIMULATION COMPONENTS TO FUNCTIONAL MODELS - Methods for classifying and correlating simulation components to functional models. A method includes receiving a simulation component library comprising a plurality of simulation components into a memory of the data processing system, parsing the plurality of simulation components from the simulation component library, analyzing a plurality of extracted functions into a plurality of function graphs for each of the plurality of simulation components, composing an extracted functions graph with the plurality of extracted functions of the plurality of function graphs, and storing the extracted functions graph of the plurality of extracted functions in a components-to-function database. | 02-19-2015 |
| 20150066471 | MODELING STORAGE ENVIRONMENTS - Example embodiments provide various techniques for modeling network storage environments. To model a particular storage environment, component models that are associated with the components of the storage environment are loaded. Each component model is programmed to mathematically simulate one or more components of the storage environment. A system model is then composed from the component models and this system model is configured to simulate the storage environment. | 03-05-2015 |
| 20150081267 | CONTROL SYSTEM SIMULATION SYSTEM AND METHOD - A non-transitory tangible computer-readable medium may include instructions executable by a processor in a simulation system to perform a simulation. The instructions may include to wait for a plurality of virtual controllers to complete a previous simulation step, write a result of the previous simulation step from each of the plurality of virtual controllers to a shared memory, read an input from the memory to each of the plurality of virtual controllers, initiate a simulation step on each of the plurality of virtual controllers, and upon initiation of the simulation step in each of the plurality of virtual controllers, indicate completion of the simulation, in which the plurality of virtual controllers include a controller model having a plurality of simulation steps and the instructions are configured to be executed by the processor in parallel. | 03-19-2015 |
| 20150095009 | VIRTUAL POWER MANAGEMENT MULTIPROCESSOR SYSTEM SIMULATION - A model-based virtual power management driven multi-chip system simulator generates utilization data and performance data with a workload model that models one or more types of workloads based on parameters that characterize the one or more types of workloads. The simulator generates thermal data and power consumption data with a power model that models power consumption at a chip-level and a system-level. The simulator then generates performance counter information with a performance model that models change of performance counters over time and at least one of the generated utilization data and the generated performance data as input to the performance model. The simulator provides this generated data as input to a driver of the simulator. | 04-02-2015 |
| 20150095010 | VIRTUAL POWER MANAGEMENT MULTIPROCESSOR SYSTEM SIMULATION - A model-based virtual power management driven multi-chip system simulator generates utilization data and performance data with a workload model that models one or more types of workloads based on parameters that characterize the one or more types of workloads. The simulator generates thermal data and power consumption data with a power model that models power consumption at a chip-level and a system-level. The simulator then generates performance counter information with a performance model that models change of performance counters over time and at least one of the generated utilization data and the generated performance data as input to the performance model. The simulator provides this generated data as input to a driver of the simulator. | 04-02-2015 |
| 20150100296 | METHOD AND SYSTEM FOR AUTOMATED TEST AND RESULT COMPARISON - A method and a system for automated test and result comparison, suitable for a client computer to control a management server to test sensors in a server to be tested, are provided. In the method, an operating interface of a management program of the management server is logged in through a network, and operating actions of a user testing the sensors by using the operating interface are simulated to generate keyboard and mouse control instructions corresponding to the operating actions by using a keyboard-and-mouse automation program. The keyboard and mouse control instructions are executed to operate the operating interface, so as to control the management program to test the sensors. The test parameters obtained by the management program testing the sensors are captured, and compared with predetermined parameters in a database to obtain a test result. Finally, the test result is stored as a test file. | 04-09-2015 |
| 20150100297 | METHOD AND SYSTEM FOR DETERMINING AND IMPLEMENTING A VIABLE CONTAINMENT DESIGN OF A DATA CENTER - A method and system is provided for determining a viable containment design of a data center and systematic implementation of the determined containment design in the data center. Particularly, disclosed is a method and system for collecting data pertaining to the design and operational parameters of the data center; enabling various containment design options using CFD based methodology; and providing recommendations for a viable containment design and assisting systematic implementation of the recommendations of in the data center following an iterative procedure. | 04-09-2015 |
| 20150112662 | METHOD OF AND APPARATUS FOR PERFORMING SIMULATION USING PLURALITY OF PROCESSORS IN PARALLEL - A method and apparatus for performing a simulation by using a plurality of N processors in parallel include dividing the simulation scenario into N parts to distribute a simulation scenario to each of the processors; performing a high-detail simulation by using a first processor to which a part that includes a beginning part of the divided simulation scenario is distributed, from among the N processors; performing a fast simulation by using each of N−1 processors, other than the first processor; and performing a high-detail simulation based on a snapshot that is generated after the fast simulation is finished, by using each of the N−1 processors. | 04-23-2015 |
| 20150120271 | SYSTEM AND METHOD FOR VISUALIZATION AND OPTIMIZATION OF SYSTEM OF SYSTEMS - A system for visualizing and optimizing the operation of a system of systems. A Design of Experiments is conducted for a particular system of systems architecture using a simulation engine based upon a predefined set of inputs. The results are stored in a database as real data. Surface Response Models are built based upon the results and simulation data is generated and stored based on the Surface Response Models for data not present in the results. The results of the Design of Experiments are filtered to identify key variables. Values and rankings are selected for the key variables. An interim output is generated and displayed based on the selected values and rankings. The interim output is determined based on the real and simulation data. The results are verified by performing a simulation based on the selected values and comparing the simulation output with the interim output. | 04-30-2015 |
| 20150120272 | EXPRESSING EXTENSIONS WITH CUSTOMIZED DESIGN TIME BEHAVIOR - A customization environment uses a customization system that models customizations to a base computer system. The customization system receives developer inputs that customize the design time behavior of a form control by modeling it with an extension model. Based on the developer inputs, the customization system generates an extension expression that expresses the design time behavior of the form control. The extension expression can express the design time behavior through the addition of attributes representing the design time behavior or through code authored in an extensibility framework. | 04-30-2015 |
| 20150142414 | PROACTIVE INFORMATION TECHNOLOGY INFRASTRUCTURE MANAGEMENT - Disclosed herein is a computer implemented method and system for analyzing load responsive behavior of infrastructure components in an electronic environment for proactive management of the infrastructure components. Transaction data on multiple application transactions is collected. Load patterns are identified from the collected transaction data for generating load profiles. Data on infrastructure behavior in response to the application transactions is collected. Infrastructure behavior patterns are identified from the infrastructure behavior data for generating behavior profiles. The generated load profiles and the generated behavior profiles are correlated to create a load responsive behavior model. The created load responsive behavior model predicts behavior of the infrastructure components for different load patterns. A live data stream from current application transactions is analyzed using the load responsive behavior model to determine current load responsive behavior. Deviations of the current load responsive behavior from the predicted behavior are detected using the load responsive behavior model. | 05-21-2015 |
| 20150149145 | SIMULATION APPARATUS, SIMULATION METHOD, AND PROGRAM - A simulation apparatus that performs parallel execution of multiple logical processes obtained by modeling a plurality of components included in a system to be simulated. The apparatus includes: (i) a condition generating unit configured to generate, on the basis of communication delays between the multiple logical processes, constraint conditions to be satisfied by initial time shifts given to the multiple logical processes and look-ahead times each to be permitted by a message sent from a logical process serving as a communication source to a logical process serving as a communication destination to permit look-ahead; and (ii) a solver unit configured to solve an optimization problem that satisfies the constraint conditions and minimizes overhead in communication of messages between the multiple logical processes, and obtain the initial time shifts of the multiple logical processes and the look-ahead times between the multiple logical processes. | 05-28-2015 |
| 20150310150 | Modifying a Virtual Processor Model for Hardware/Software Simulation - A method or apparatus for transforming a provided virtual processor model to a user virtual processor model. The method in on embodiment comprises transforming a virtual processor model to simulate a user target processor, by receiving a transformable virtual processor model having a transformable instruction set and a transformable pipeline, and transforming the transformable virtual processor model to a user virtual processor model designed to simulate a user target processor. | 10-29-2015 |
| 20150324487 | SYSTEM AND METHOD FOR DESIGNING AND VALIDATING COMPUTING SYSTEMS - Systems, methods, and other embodiments associated with designing computing systems are described. In one embodiment, a method includes generating a design that defines a computing system with at least a set of servers and connections between the set of servers to indicate an arrangement of the set of servers within the computing system. The method includes validating the design by determining whether the connections defined between the set of servers violate one or more of a set of design constraints. Validating the design includes using attributes of the set of servers to analyze the connections defined between the set of servers. | 11-12-2015 |
| 20150324488 | SYSTEM ARCHITECTURE GENERATION - [A template corresponds to a general system architecture for providing a desired functionality. A particular system architecture for providing the desired functionality is generated based on the template and based on specifications of requirements for the particular system architecture. The particular system architecture is implementable using hardware and software that are specified and that are available to implement the general system architecture. One or more of a logical diagram of the particular system architecture, a physical diagram of the particular system architecture, and a bill of materials of the hardware and the software selected to implement the particular system architecture are provided. | 11-12-2015 |
| 20150350050 | METHOD AND SYSTEM FOR STORAGE TRAFFIC MODELING - A method and system for storage traffic modeling in a Software Defined Storage (SDS) is disclosed. The method includes the steps of: collecting observed values of at least one performance parameter in a period of time from a storage node; learning a trend structure of the at least one performance parameter varying with time from the observed values; and providing a predicted value of one performance parameter in a particular point in time in the future. The storage node is operated by SDS software. The trend structure is adjusted based on observed values collected after the period of time. The predicted value is an output of the trend structure which has been adjusted. | 12-03-2015 |
| 20150356215 | INTERCONNECTION NETWORK SIMULATOR AND METHOD FOR SIMULATING INTERCONNECTION NETWORKS - An interconnection network simulator of computational nodes includes in particular a topology simulation module constructed and arranged to select and start a defined number of simulated modules, establish connection links between the started simulated modules so as to form a simulated interconnection network, and enable a user to interact with the started simulated modules. | 12-10-2015 |
| 20150356221 | SIMULATION METHOD USING MEMORY FRAME PROXY ARCHITECTURE FOR SYNCHRONIZATION AND CHECK HANDLING - A simulation technique that handles accesses to a frame of memory via a proxy object provides improved throughput in simulation environments. The proxy object, if present, processes the access at a head of a linked list of frames. If a check frame is not inserted in the list, the memory frame handles the request directly, but if a check frame is inserted, then the check operation is performed. The check frame can be a synchronization frame that blocks access to a memory frame while the check frame is present, or the check frame may be a breakpoint, watch or exception frame that calls a suitable handling routine. Additional check frames may be chained between the interface and the memory subsystem to handle synchronization, breakpoints, memory watches or other accesses to or information gathering associated with the memory frame. | 12-10-2015 |
| 20150379172 | DEVICE AND METHOD FOR ACCELERATING THE UPDATE PHASE OF A SIMULATION KERNEL - A method for accelerating the updating of the linking elements in a simulation of a system generated according to a given hardware description language, the method comprising a phase for evaluating the eligible processes of the system, the evaluation phase comprising write or read accesses to linking elements. For each linking element, two write memory locations are provided. The evaluation phase comprises the updating of a linking element for each write or read access of the linking element. The update comprises the following steps: receive a selection word associated with the linking element; select one of the two write locations associated with the linking element depending on the value of the selection word received for the linking element; and update the current value of the linking element based on the write memory location selected. | 12-31-2015 |
| 20160055273 | METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR GENERATING SIMULATION SAMPLE - A method includes determining a sampling region in a sample space, generating samples in the sampling region without generating samples outside the sampling region, and simulating a performance of a device using the generated samples as input data. The sample space is defined by a plurality of variables associated with the device. Values of the plurality of variables in the sampling region having lower probabilities to meet a specification of the device than values of the plurality of variables outside the sampling region. The method is performed at least partially by at least one processor. | 02-25-2016 |
| 20160063154 | METHOD AND SYSTEM FOR STRUCTURED SIMULATION OF ENTERPRISE MODEL AND DATA - The present disclosure discloses a method and system for structured simulation of enterprise model and data and more specifically a model-based translation approach for translating elements of Enterprise architecture (EA) and Intentional modeling (IM) to corresponding System Dynamic (SD) elements to enable simulation of enterprise data and enterprise model. The method and system may further be enabled to conduct ontology based translation. The method and system may further be enabled to perform mapping of EA elements to equivalent SD elements based on underlying EA relations. In another implementation, the method and system may be enabled to perform mapping of IM elements to equivalent SD elements based on underlying IM relations. The method and system may further be enabled to obtain feedback from the enterprise simulation to choose optimal elements from the EA and the IM like best alternative path, depending on underlying problem context or goal of the enterprise. | 03-03-2016 |
| 20160140013 | Machine-Implemented Method for the Adaptive, Intelligent Routing of Computations in Heterogeneous Computing Environments - A machine-implemented method for the intelligent, adaptive routing of computations in heterogeneous GPU computing environments is provided herein. The method is implemented by a machine as a series of machine-executable steps that cause the machine to route mathematical and statistical computations in engineering, scientific, financial, and general-purpose applications to the processor, or a plurality of processors, that is best able to process the computations. | 05-19-2016 |
| 20160147920 | CLOSED LOOP SIMULATION OF A COMPUTER MODEL OF A PHYSICAL SYSTEM AND AN ACTUAL REAL-TIME HARDWARE COMPONENT OF THE PHYSICAL SYSTEM - A method and system for performing closed loop simulation of a computer model of a physical system and a hardware component of the physical system is provided. An input waveform for the component from the simulated model of the physical system using an initial waveform as a response waveform of the component is generated at a simulation processor. The input waveform is sent from the simulation processor through a network to a real-time playback and record device (RTPR). The RTPR plays back the input waveform in real time to the component and receives a response waveform of the component and provides the response waveform to the simulation processor. Waveform relaxation (WR) converging methods are utilized at the simulation processor to enable convergence of the generated waveforms affected by hardware induced distortions. A WR method with the generated waveforms are performed to provide a closed loop response of the component. | 05-26-2016 |
| 20160149765 | SYSTEM AND METHOD FOR EXTRACTING PROTOCOL INFORMATION FROM A SIMULATION ENVIRONMENT TO ANALYZE SYSTEM BEHAVIOR - A system and method for extracting protocol information from a simulated or emulated design to analyze system behavior is disclosed. The system includes a database, a signal extraction module, a signal processing module, a protocol parsing module, a multi-level protocol parsing module, a protocol rule description table, a display module, an extracted protocol information table, and a debug automation module. The signal extraction module extracts signal level information to generate stream of bits. The protocol parsing module applies BNF grammar rules on stream of bits to generate lower level protocol information. The multi-level parsing module constructs a multiple hierarchy levels of protocol information by creating a tree structure based on a lower level protocol. The higher level protocol information determines operations. The higher level protocol information and the operations are associated with a protocol pattern which is being parsed. | 05-26-2016 |
| 20160154724 | NON-FUNCTIONAL EVALUATION ASSISTANCE DEVICE, SYSTEM, METHOD, AND PROGRAM | 06-02-2016 |
| 20160162618 | SIMULATION METHOD USING MEMORY FRAME PROXY ARCHITECTURE FOR SYNCHRONIZATION AND CHECK HANDLING - A simulation technique that handles accesses to a frame of memory via a proxy object provides improved throughput in simulation environments. The proxy object, if present, processes the access at a head of a linked list of frames. If a check frame is not inserted in the list, the memory frame handles the request directly, but if a check frame is inserted, then the check operation is performed. The check frame can be a synchronization frame that blocks access to a memory frame while the check frame is present, or the check frame may be a breakpoint, watch or exception frame that calls a suitable handling routine. Additional check frames may be chained between the interface and the memory subsystem to handle synchronization, breakpoints, memory watches or other accesses to or information gathering associated with the memory frame. | 06-09-2016 |
| 20160188762 | METHOD AND SYSTEM FOR IMPLEMENTING INTELLIGENT SYSTEM DIAGRAMS - Disclosed is a system, method, and computer program product for an improved approach to implement system diagrams. Diagrams are implemented having intelligent icons, where the icons correspond to objects that have metadata about the actual product being represented by the intelligent icon. | 06-30-2016 |
| 20160196365 | SIMULATING A LARGE NETWORK LOAD | 07-07-2016 |
| 20160203070 | METHODS AND APPARATUS TO OPTIMIZE PLATFORM SIMULATION RESOURCE CONSUMPTION | 07-14-2016 |
| 20180025103 | Modeling And Simulation Of Distributed Computing Frameworks | 01-25-2018 |
