Patent application title: AUTOMATIC DATA BUS WIRE INTEGRITY VERIFICATION DEVICE
Inventors:
IPC8 Class: AG01R3102FI
USPC Class:
1 1
Class name:
Publication date: 2017-06-08
Patent application number: 20170160332
Abstract:
A device for verifying wire connectivity of a bus may include a bus
connector configured to connect to a bus comprising a plurality of wires
and measurement circuitry configured to perform a verification test on
each wire of the bus. The verification test of each wire may include
connecting a wire under test in a predetermined configuration relative to
the other wires for performing the verification test and measuring a
value of an electrical parameter associated with the wire under test. The
verification test may also include comparing the value of the measured
electrical parameter associated with the wire under test to an expected
value of the electrical parameter. The wire under test passes the
verification test in response to the measured value of the electrical
parameter corresponding substantially to the expected value of the
electrical parameter.Claims:
Description:
User Contributions:
Comment about this patent or add new information about this topic:
Images included with this patent application:
 |  |
 |  |
 |  |
 |  |
 |
| New patent applications in this class: | |
| Date | Title |
|---|---|
| 2022-09-22 | Electronic device |
| 2022-09-22 | Front-facing proximity detection using capacitive sensor |
| 2022-09-22 | Touch-control panel and touch-control display apparatus |
| 2022-09-22 | Sensing circuit with signal compensation |
| 2022-09-22 | Reduced-size interfaces for managing alerts |