Whisenhunt, US
Brady Andrew Whisenhunt, Stillwater, OK US
Patent application number | Description | Published |
---|---|---|
20140291141 | Nanostructure Lithium Ion Battery - The embodiments of the embodiments of the Nanostructure Lithium Ion Battery are comprised of a multi-layer coaxial assembly formed over a cylindrical core. The multilayers are each comprised of sublayers in order as follows: a copper sublayer with nano “chicken wire” embedded in the copper sublayer for current collection, a nanostructured aluminum substrate sublayer, a nanostructured cathode sublayer, an electrolyte sublayer, a nanostructured anode sublayer, and a copper interlayer sublayer. The nanobatteries are arranged in layered stacks of nanocells. The nanocells stacks are comprised of a plurality of individual octagonal shaped multilayer nanocells. Each nanocell stack is electrically connected to an array of other nanocells stacks via electrode contacts. A lower copper bus serves as the anode current collector and an upper copper bus serves as the cathode current collector. Pass-throughs connect to the appropriate cathode layers in the multilayer nanocell stacks. | 10-02-2014 |
David Whisenhunt, Mount Hope, KS US
Patent application number | Description | Published |
---|---|---|
20110099795 | AUTOMOTIVE GLASS-SETTING TOOL - A glass-setting apparatus may include an upper support arm and a lower support arm. The upper support arm may be attachable to a roof of a vehicle and may have a holding mechanism operable to hold a top edge of a sheet of material. The lower support arm may be attachable to a hood of the vehicle and may have one or more notches along a portion of the lower support arm that is operable to receive a bottom edge of the sheet of material. | 05-05-2011 |
Donald W. Whisenhunt, Niskayuna, NY US
Patent application number | Description | Published |
---|---|---|
20080245444 | Rinsable metal pretreatment methods and compositions - Chromate-free and metal phosphate free treatments and compositions for applying a conversion or passivation coating for metals, more particularly, steel, zinc coated steel, and aluminum surfaces. The methods of the invention comprise contacting the requisite metal surface with a treatment composition comprising a member or members comprising one or more Group IV B elements, fluoride, and phosphonic acid or phosphonate. Optionally, a silane may be added as a treatment component. | 10-09-2008 |
Gary Whisenhunt, Leander, TX US
Patent application number | Description | Published |
---|---|---|
20110208949 | HARDWARE THREAD DISABLE WITH STATUS INDICATING SAFE SHARED RESOURCE CONDITION - A technique for indicating a safe shared resource condition with respect to a disabled thread provides a mechanism for providing a fast indication to other hardware threads that a temporarily disabled thread can no longer impact shared resources, such as shared special-purpose registers and translation look-aside buffers within the processor core. Signals from pipelines within the core indicates whether any of the instructions pending in the pipeline impact the shared resources and if not, then the thread disable status is presented to the other threads via a state change in a thread status register. Upon receiving an indication that a particular hardware thread is to be disabled, control logic halts the dispatch of instructions for the particular hardware thread, and then waits until any indication that a shared resource is impacted by an instruction has cleared. Then the control logic updates the thread status to indicate the thread is disabled. | 08-25-2011 |
20120185678 | HARDWARE THREAD DISABLE WITH STATUS INDICATING SAFE SHARED RESOURCE CONDITION - A technique for indicating a safe shared resource condition with respect to a disabled thread provides a mechanism for providing a fast indication to other hardware threads that a temporarily disabled thread can no longer impact shared resources, such as shared special-purpose registers and translation look-aside buffers within the processor core. Signals from pipelines within the core indicates whether any of the instructions pending in the pipeline impact the shared resources and if not, then the thread disable status is presented to the other threads via a state change in a thread status register. Upon receiving an indication that a particular hardware thread is to be disabled, control logic halts the dispatch of instructions for the particular hardware thread, and then waits until any indication that a shared resource is impacted by an instruction has cleared. Then the control logic updates the thread status to indicate the thread is disabled. | 07-19-2012 |
Gary L. Whisenhunt, Leander, TX US
Patent application number | Description | Published |
---|---|---|
20100049955 | DEBUG INSTRUCTION FOR USE IN A MULTI-THREADED DATA PROCESSING SYSTEM - For use in a data processing system comprising a processor configured to execute a first set of instructions corresponding to a first thread and a second set of instructions corresponding to a second thread, a method is provided. The method comprises in response to execution of a debug related instruction by the first thread while executing the first set of instructions, generating a debug event for processing by the second thread, wherein processing the debug event comprises causing a halting operation related to the processor. | 02-25-2010 |
20100049956 | DEBUG INSTRUCTION FOR USE IN A MULTI-THREADED DATA PROCESSING SYSTEM - For use in a data processing system comprising a processor configured to execute a first set of instructions corresponding to a first thread and a second set of instructions corresponding to a second thread, a method is provided. The method comprises in response to execution of a debug instruction by the first thread while executing the first set of instructions, generating a debug event for processing by the second thread. | 02-25-2010 |
20100095039 | INTERRUPT ACKNOWLEDGMENT IN A DATA PROCESSING SYSTEM - A data processing system has an interrupt controller which provides an interrupt request along with a corresponding interrupt identifier and a corresponding interrupt vector to a processor. If the processor accepts the interrupt, the processor returns the same interrupt identifier value by way of interrupt identifier, along with interrupt acknowledge, to the interrupt controller. An interrupt taken/not taken indicator may also be provided. The communications interface used to coordinate interrupt processing between the interrupt controller and the processor may be asynchronous. | 04-15-2010 |
20100106872 | DATA PROCESSOR FOR PROCESSING A DECORATED STORAGE NOTIFY - A data processing system having a processor and a target device processes decorated instructions (i.e. an instruction having a decoration value). A device of the data processing system such as the processor sends transactions to the target device over a system interconnect. A decorated storage notify (DSN) transaction includes an indication of an instruction operation, an address associated with the instruction operation, and a decoration value (i.e. a command to the target device to perform a function in addition to a store or a load). The transaction on the system interconnect includes an address phase and no data phase, thereby improving system bandwidth. In one form the target device (e.g. a memory with functionality in addition to storage functionality) performs a read-modify-write operation using information at a storage location of the target device. | 04-29-2010 |
20100107243 | PERMISSIONS CHECKING FOR DATA PROCESSING INSTRUCTIONS - A data processing system having a processor and a target device processes decorated instructions (i.e. an instruction having a decoration value). A device of the data processing system such as the processor sends transactions to the target device over a system interconnect. The transactions include an indication of an instruction operation, an address associated with the instruction operation, a decoration value (i.e. a command to the target device to perform a function in addition to a primary function of the executed instruction), and access permissions associated with the address. The target device (e.g. a memory with functionality in addition to storage functionality) determines whether a decoration operation specified by the decoration value is permissible based on the received access permissions. The target device performs the decoration operation if appropriate permissions exist. | 04-29-2010 |
20100125750 | PROGRAMMABLE ERROR ACTIONS FOR A CACHE IN A DATA PROCESSING SYSTEM - A data processing system and method of operation has a processor coupled to a cache. Cache control circuitry is coupled to the cache and performs error detection. A user programmable error action control register stores a control value for selecting a type of error action to be taken when a cache error is detected. A first value of the control value permits handling of a cache error that is transparent to the processor, and a second value permits handling of the cache error by taking an exception that is visible to the processor. Various alternate actions to a detected error, including error correction or cache line invalidation, may be taken in response to other values of the control value. | 05-20-2010 |
20130290585 | Virtualized Instruction Extensions for System Partitioning - A method and circuit for a data processing system provide virtualized instructions for accessing a partitioned device (e.g., | 10-31-2013 |
20130326102 | Virtualized Interrupt Delay Mechanism - A method and circuit for a data processing system provide a partitioned interrupt controller with an efficient deferral mechanism for processing partitioned interrupt requests by executing a control instruction to encode and store a delay command (e.g., DEFER or SUSPEND) in a data payload with a hardware-inserted partition attribute (LPID) for storage to a command register ( | 12-05-2013 |
20140047149 | Interrupt Priority Management Using Partition-Based Priority Blocking Processor Registers - A method and circuit for a data processing system ( | 02-13-2014 |
20140047150 | Processor Interrupt Interface with Interrupt Partitioning and Virtualization Enhancements - A method and circuit for a data processing system ( | 02-13-2014 |
James A. Whisenhunt, Independence, MO US
Patent application number | Description | Published |
---|---|---|
20110017739 | Method and Container Lid to Manipulate A Container Opening Liner - A container includes a body forming an interior and having a sidewall with a distal edge portion forming an opening to the interior. A liner is disposed over the opening and includes an inner portion and an outermost radial portion disposed radially outwardly of the distal edge portion. A lid including an interior surface and at least one tab projecting inward from the interior surface is disposed over the liner and engages the body. The liner is sized to be releasably rotatably secured within the lid while the lid is initially attached to the body so that the at least one tab remains generally rotationally fixed relative to the outermost radial portion while being assembled to the body. The at least one tab is arrange to press the outermost radial portion while the lid is being removed from the body so that the outermost radial portion maintains a bent orientation. | 01-27-2011 |
20140263473 | INJECTION CLOSURE SYSTEM - An injection closure system includes a bottle containing a product to be distributed and a closure attached to the bottle and including nozzles. Each of the nozzles includes two holes through which the product is distributed from the bottle. The bottle includes a plurality of teeth extending around an outer surface of the bottle and the closure includes a plurality of teeth extending around an inner surface of the closure. When the closure is in a fully attached position on the bottle, the teeth of the bottle contact the teeth of the closure to prevent the closure from being removed from the bottle. | 09-18-2014 |
Jim Whisenhunt, Independence, MO US
Patent application number | Description | Published |
---|---|---|
20110297703 | MESS FREE DISPENSING NOZZLE AND CONTAINER WITH SUCK BACK FEATURE - A container especially adapted for dispensing food coloring includes a body including a neck with a nozzle including a skirt inserted into the body neck. The body neck and nozzle skirt together may have a plurality of beads to form an air and liquid (especially food coloring) tight seal. The nozzle includes a channel formed by substantially parallel walls including an orifice opening into the bottle at a first end of the channel, the orifice including a diameter of between 0.010 and 0.016 inches. The second end of the channel terminates in a flat nozzle tip for dispensing food coloring. The container provides an easy to use mess free dispenser with precise drop control and consistent drop size. | 12-08-2011 |