Sushihara
Akihiro Sushihara, Kanagawa JP
Patent application number | Description | Published |
---|---|---|
20140312870 | BOOST-TYPE SWITCHING REGULATOR AND SEMICONDUCTOR DEVICE FOR BOOST-TYPE SWITCHING REGULATOR - A boost-type switching regulator includes an inductor; a rectifying element; a capacitor; a switching element; an output terminal; a detection voltage generating unit; an output voltage controlling unit; and a detection voltage level shifting unit. The detection voltage generating unit generates a detection voltage according to an output voltage. The output voltage controlling unit turns on and off the switching element to increase the output voltage when the detection voltage is smaller than a specific value, and to turn off the switching element to decrease the output voltage when the detection voltage is greater than the specific value. The detection voltage level shifting unit shifts the detection voltage so that the detection voltage during a voltage increasing period becomes greater than the detection voltage during a voltage decreasing period. | 10-23-2014 |
Akihiro Sushihara, Hiyazaki JP
Patent application number | Description | Published |
---|---|---|
20120206846 | OVERVOLTAGE PROTECTION CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT - Disclosed is an overvoltage protection circuit which includes a first terminal through which a first voltage is supplied to an internal circuit; a second terminal through which a second voltage is supplied; a rectifier having an input end connected to the first terminal and having an output end; and first-stage to n-th-stage switching elements which are connected in parallel to one another. The first-stage to n-th-stage switching elements have first to n-th controlling ends, respectively. Each of the switching elements has first and second controlled ends connected to the first terminal and the second terminal, respectively. The rectifier is configured to output a control voltage from the output end thereby to cause the first-stage to n-th-stage switching elements to be turned on, in response to receipt of an overvoltage from the first terminal. | 08-16-2012 |
Koji Sushihara, Osaka JP
Patent application number | Description | Published |
---|---|---|
20100007541 | A/D CONVERTER - The conventional A/D converter has a drawback that the conversion precision is degraded when the operation periods of the constituents of the A/D converter are shortened due to the duty ratio of an external input clock because the operation periods of the constituents of the A/D converter depend on the pulse width of the external input clock. However, a highly-precise A/D conversion operation independent of the duty ratio of the external input clock can be realized by providing a circuit for detecting the operation periods of the constituents of the A/D converter, and adjusting the duty ratio of the operation clock according to the detected operation periods of the constituents of the A/D converter. | 01-14-2010 |
Koji Sushihara, Nara JP
Patent application number | Description | Published |
---|---|---|
20090146854 | PIPELINE TYPE A/D CONVERTER APPARATUS PROVIDED WITH PRECHARGE CIRCUIT FOR PRECHARGING SAMPLING CAPACITOR - In a pipeline type A/D converter apparatus including A/D converter circuit parts connected in cascade with each other and A/D converting a sample hold signal in a pipeline form, each A/D converter circuit part includes a pre-A/D converter circuit for A/D converting an input signal into a digital signal, and a multiplying D/A converter circuit for D/A converting the digital signal into an analog control signal, and D/A converting the input signal by sampling, holding and amplifying the input signal using a sampling capacitor based on the analog control signal. A precharge circuit precharges a sampling capacitor before sampling so as to attain a predetermined output value in accordance with a digital input to output characteristic substantially adapted to an input to output characteristic of each A/D converter circuit part that presents an output signal corresponding to the input signal to each A/D converter circuit part. | 06-11-2009 |
20090179787 | COMPARATOR AND A/D CONVERTER - A comparator used in a parallel-type A/D converter, wherein a comparator | 07-16-2009 |
Koji Sushihara, Ikoma-Shi JP
Patent application number | Description | Published |
---|---|---|
20090278716 | SAMPLE HOLD CIRCUIT FOR USE IN TIME-INTERLEAVED A/D CONVERTER APPARATUS INCLUDING PARALLELED LOW-SPEED PIPELINE A/D CONVERTERS - A sample hold circuit is provided for use in a time-interleaved A/D converter apparatus including a plurality of low-speed pipeline A/D converters which are parallelized. The sample hold circuit includes a sampling capacitor and a sample hold amplifier, and operates to sample and hold an input signal by using a switched capacitor. An adder circuit of the sample hold circuit adds a ramp calibration signal to the input signal, by inputting the ramp calibration signal generated to have a frequency identical to that of a sampling clock signal and a predetermined slope based on the sampling clock signal, into a sample hold amplifier via a calibration capacitor having a capacitance smaller than that of the sampling capacitor. | 11-12-2009 |
20100073214 | DIFFERENTIAL OPERATIONAL AMPLIFIER CIRCUIT CORRECTING SETTLING ERROR FOR USE IN PIPELINED A/D CONVERTER - A telescopic differential operational amplifier circuit for use in a pipelined A/D converter is provided with two auxiliary differential amplifiers connected to two cascode circuits, each including cascode-connected first to fourth transistors. During the sampling phase, first and second switches are turned on to apply a predetermined bias voltage to the gates of first and fourth transistors, and the input terminal of the differential operational amplifier circuit is set to a common mode voltage. During the hold phase, the first and second switches are turned off so that a voltage of each of the gates of the first and fourth transistors change to follow an input signal inputted via the input terminal with coupling capacitors operating as a level shifter of the input signal. Then the differential operational amplifier circuit performs push-pull operation operative only in a transconductance drive region, and is prevented from operating in a slewing region. | 03-25-2010 |
Tomokazu Sushihara, Mobara-Shi JP
Patent application number | Description | Published |
---|---|---|
20120103254 | THIN-FILM FORMATION SYSTEM AND ORGANIC EL DEVICE MANUFACTURING SYSTEM - Provided is thin-film formation system including: a first conveying mechanism to convey a substrate and a deposition mask to a substrate carry-in position; a second conveying mechanism to convey the substrate and the deposition mask aligned by an alignment mechanism placed at the substrate carry-in position; a film formation mechanism to laminate a layer of organic material on the substrate in a film formation interval of the second conveying mechanism; and a third conveying mechanism to convey the substrate and the deposition mask which have passed the film formation interval from a carry-out position, in which at least one of the first conveying mechanism and the third conveying mechanism is placed parallel to the second conveying mechanism. | 05-03-2012 |
Tomokazu Sushihara, Matsudo-Shi JP
Patent application number | Description | Published |
---|---|---|
20090061084 | VAPOR DEPOSITION SYSTEM AND VAPOR DEPOSITION METHOD - In a vapor deposition method of forming a film of an organic compound on a substrate, a material containing portion filled with a vapor deposition material is heated, to thereby evaporate or sublimate the vapor deposition material and discharge the vapor deposition material to a film formation space of a vacuum chamber through a plurality of pipings connected to the material containing portion, and a piping having a smaller conductance among the pipings having different conductances is provided with a flow rate adjusting mechanism for controlling an amount of the vapor deposition material released into the vacuum chamber, whereby a film formation speed can be adjusted finely. | 03-05-2009 |
20100078113 | METHOD FOR DEPOSITING FILM AND FILM DEPOSITION APPARATUS - A method for depositing a film includes preparing a deposition material that is purified by sublimation, solidifying the purified deposition material in an environment having a reduced water content, conveying the solidified deposition material into a film deposition chamber through an environment having a reduced water content, and depositing a film of the solidified deposition material onto a substrate in the film deposition chamber. | 04-01-2010 |